

# High- $\kappa$ Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> Poly-Si Thin-Film Transistor Nonvolatile Memory Devices

Tung-Ming Pan, Li-Chen Yen, Sheng-Hao Huang, Chieh-Ting Lo, and Tien-Sheng Chao

**Abstract**—In this paper, we have successfully fabricated low-temperature polycrystalline silicon thin-film transistor (LTPS-TFT) nonvolatile memory devices employing high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> films as the charge trapping layer. The LTPS-TFT memory device uses band-to-band tunneling-induced hot hole injection and gate Fowler-Nordheim injection as the program and erase methods, respectively. Compared with the Y<sub>2</sub>O<sub>3</sub> film, the LTPS-TFT memory device using an Eu<sub>2</sub>O<sub>3</sub> charge-trapping layer exhibited a lower subthreshold swing and a larger memory window, a smaller charge loss, and a better endurance performance, presumably because of the higher charge-trapping efficiency of the Eu<sub>2</sub>O<sub>3</sub> film.

**Index Terms**—Charge-trapping layer, Eu<sub>2</sub>O<sub>3</sub>, low-temperature polycrystalline silicon thin-film transistor (LTPS-TFT), Y<sub>2</sub>O<sub>3</sub>.

## I. INTRODUCTION

LOW-TEMPERATURE polycrystalline silicon thin-film transistors (LTPS-TFTs) are extensively employed to integrate driver circuits for active-matrix liquid crystal displays and active-matrix organic light-emitting-diode displays because of their high field-effect mobility and driving current [1], [2]. In addition, the improvement in LTPS-TFT performance can enable various functional devices, such as logic, memory, and controller, to be integrated into the 3-D circuits or multilayer Si ICs for the applications of system-on-chip (SOC) and system-on-panel (SOP) on a glass panel [3]–[7]. The low power consumption is an essential requirement for SOC and SOP applications. The nonvolatile memory is widely utilized for data storage in portable electronic systems because of its low power consumption and nonvolatility. Silicon-oxide-nitride-oxide-silicon (SONOS)-type charge trapping memory devices is widely used in nonvolatile memories because of their advantages such as high program/erase (P/E) speed, low programming voltage and power consumption, good endurance, and high density integration [8], [9]. The SONOS-type memory may be a promising candidate for SOP application because of its full process compatibility. However, the conventional charge-trapping memory device has the issues surrounding the tradeoff between erasing speed and the data retention. When

Manuscript received January 22, 2013; revised April 3, 2013; accepted April 30, 2013. Date of publication June 5, 2013; date of current version June 17, 2013. This work was supported by the National Science Council of Taiwan under Contract NSC-98-2221-E-182-056-MY3. The review of this paper was arranged by Editor K. Roy.

T.-M. Pan, S.-H. Huang, and C.-T. Lo are with the Department of Electronics Engineering, Chang Gung University, Taoyuan 33302, Taiwan (e-mail: tmpan@mail.cgu.edu.tw).

L.-C. Yen and T.-S. Chao are with the Department of Electrophysics, National Chiao Tung University, Hsinchu 30010, Taiwan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2013.2261511

the tunneling oxide is thin, the P/E process become faster but a charge leakage degrades the data retention. High- $\kappa$  materials, including HfO<sub>2</sub> [9], [10], ZrO<sub>2</sub> [11], and Y<sub>2</sub>O<sub>3</sub> [12], are being considered as charge storage materials to improve P/E speed and data retention performance. This improvement is attributed to the higher trap density and the larger bandgap offset between the high- $\kappa$  material and the tunnel oxide layer [13].

Rare-earth (RE) oxide materials, such as Pr<sub>2</sub>O<sub>3</sub> [14] and Tb<sub>2</sub>O<sub>3</sub> [15], are recently investigated as gate dielectrics for applications in LTPS-TFTs because of their high permittivity, large energy bandgap, and high thermodynamic stability with poly-Si. However, the application of RE oxide materials as charge trapping layers in LTPS-TFT memory devices is not reported. Among the RE oxide films, europium oxide (Eu<sub>2</sub>O<sub>3</sub>) film can be considered as a charge trapping layer because of its large dielectric constant ( $\sim 15$ ) and wide bandgap energy ( $\sim 4.5$  eV) [16]. In this paper, we developed new SONOS-type LTPS-TFT nonvolatile memory devices using Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> charge trapping layers.

## II. EXPERIMENTAL SETUP

The Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> LTPS-TFT nonvolatile memory devices are fabricated from 6-in Si substrates in this paper. First, a 500-nm-thick thermal oxide is grown on the Si wafer by a furnace system. A 50-nm-thick undoped amorphous-Si ( $\alpha$ -Si) layer is deposited on thermal oxide in a low-pressure chemical vapor deposition (LPCVD) system at 550 °C. Then, a 50-nm-thick  $\alpha$ -Si layer is recrystallized by solid-phase crystallization process at 600 °C for 24 h in a N<sub>2</sub> ambient. The source and drain regions are formed by the phosphorous atoms implantation with implant energy of 17 keV and dose of  $5 \times 10^{15}$  cm<sup>-2</sup>, then activated by furnace at 600 °C for 24 h. The device active region is formed by patterning and dry etching. After a standard RCA cleaning, a  $\sim 10$ -nm tetraethyloxysilane film as a tunneling oxide (SiO<sub>2</sub>) is deposited through LPCVD system at 550 °C. The following deposition of Eu<sub>2</sub>O<sub>3</sub> or Y<sub>2</sub>O<sub>3</sub> thin film ( $\sim 3$  nm) is conducted by an evaporation system. A blocking oxide of SiO<sub>2</sub> ( $\sim 20$  nm) is then deposited by plasma-enhanced chemical vapor deposition at 350 °C. After the patterning of contact holes, a 500-nm-thick Al is deposited by physical vapor deposition and patterned as Al gate and source/drain contact pads. The cross-sectional view of the Eu<sub>2</sub>O<sub>3</sub> or Y<sub>2</sub>O<sub>3</sub> LTPS-TFT nonvolatile memory structure is shown in Fig. 1. The length and width of the n-channel LTPS-TFT memory device are 10 and 10  $\mu$ m, respectively.

The film thickness of tunneling oxide and charge trapping layers is determined by ellipsometer. The film composition of




Fig. 1. Cross-sectional view of the  $\text{Eu}_2\text{O}_3$  or  $\text{Y}_2\text{O}_3$  LTPS-TFT device memory structure.

the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  films is examined using X-ray photoelectron spectroscopy (XPS). The bonding structures of the films are analyzed using a monochromatic Al  $K\alpha$  (1486.7 eV) source. The chemical shift in the spectra is corrected using the C 1s peak from adventitious carbon at a binding energy of 285 eV. The curve-fit analyses are performed for Eu 4d, Y 4d, and O 1s photopeaks using Lorentzian–Gaussian functions in an effort to identify the functionalities associated with each element. When peak fitting is necessary to locate peak position or integrate area, Lorentzian-Gaussian functions are produced by minimizing the misfit error. High frequency capacitance–voltage (CV) measurements are recorded at 0.1 MHz using an Agilent 4284A LCR meter. The dielectric constant of the films is determined from the capacitances measured in the accumulation regions of the CV curves. The current–voltage ( $I_{DS}$ – $V_{GS}$ ) characteristics of high- $\kappa$   $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS-TFT memory devices are measured using an HP 4156C semiconductor parameter analyzer.

### III. RESULTS AND DISCUSSION

We used XPS to examine the structural and compositional changes in the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  charge trapping films on the tunnel oxide ( $\text{SiO}_2$ ). The Eu 4d and O 1s XPS spectra of the  $\text{Eu}_2\text{O}_3$  films are shown in Fig. 2(a) and (b), respectively, with their appropriate peak curve-fitting lines. The Eu 4d<sub>3/2</sub> and 4d<sub>5/2</sub> double peaks of the  $\text{Eu}_2\text{O}_3$  reference appeared at 141.1 and 135.6 eV [17], respectively. The position of the Eu 4d peak of the  $\text{Eu}_2\text{O}_3$  film shifted to a higher binding energy by  $\sim 0.3$  eV compared with that of the  $\text{Eu}_2\text{O}_3$  reference, indicating the formation of a silicate layer at the  $\text{Eu}_2\text{O}_3$ –oxide interface [16]. The O 1s signal of  $\text{Eu}_2\text{O}_3$  film comprised three peaks at 530.7, 532, and 533 eV, which we assign to Eu–O, Eu–O–Si, and Si–O binding [17], respectively. The O 1s peak of the  $\text{Eu}_2\text{O}_3$  film exhibits a large intensity peak corresponding to Eu–silicate and two small intensity peaks corresponding to  $\text{Eu}_2\text{O}_3$  and  $\text{SiO}_2$ . Fig. 2(c) and (d) shows the Y 4d and O 1s XPS spectra of the  $\text{Y}_2\text{O}_3$  film, respectively. The Y 4d double peaks (Y 4d<sub>3/2</sub> and 4d<sub>5/2</sub> located at 159.3 and 157.2 eV, respectively), are shifted [Fig. 2(c)] to higher binding energies relative to those of the  $\text{Y}_2\text{O}_3$  reference (158.9 and 156.8 eV, respectively) [18], presumably because of the formation of a thicker Y silicate layer [19]. In addition, the O 1s spectra of  $\text{Y}_2\text{O}_3$  film can be deconvoluted into three peaks located at 529.6, 531.9, and 533 eV, corresponding to  $\text{Y}_2\text{O}_3$ ,




Fig. 2. XPS spectra of (a) Eu 4d, (b) O 1s for the  $\text{Eu}_2\text{O}_3$  charge trapping layer, (c) Y 4d, and (d) O 1s for the  $\text{Y}_2\text{O}_3$  charge trapping layer.




Fig. 3. CV curves of the Al/ $\text{Eu}_2\text{O}_3$ /p-Si and Al/ $\text{Y}_2\text{O}_3$ /p-Si structure devices.

Y-silicate, and  $\text{SiO}_2$  [18], respectively. The intensity of O 1s peak corresponding to silicate layer for the  $\text{Y}_2\text{O}_3$  film is wider compared with the  $\text{Eu}_2\text{O}_3$  film, suggesting a higher degree of reaction between the Y and Si atoms leading to more of a Y silicate layer. In turn, experiment indicates that the reaction between  $\text{Y}_2\text{O}_3$  and  $\text{SiO}_2$  readily forms Y-silicates (Gibbs free energy of formation  $\Delta G = -1728.18$  kJ/mol), much more than in the case of  $\text{Eu}_2\text{O}_3$  ( $\Delta G = -1472.36$  kJ/mol) [19], [20], which implies that the formation of an yttrium silicate layer is thermodynamically more favorable. In other words, the  $\text{Eu}_2\text{O}_3$  film is thermodynamically stable.

Fig. 3 shows the CV curves measured at frequency of 0.1 MHz for the Al/ $\text{Eu}_2\text{O}_3$ /p-Si and Al/ $\text{Y}_2\text{O}_3$ /p-Si capacitors. The Al/ $\text{Eu}_2\text{O}_3$ /p-Si device exhibited a higher capacitance density than the Al/ $\text{Y}_2\text{O}_3$ /p-Si one. The  $\kappa$  value of the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  dielectric films is determined to be about 11 and 9.6, respectively. It is reported that high- $\kappa$  materials possess better charge-trapping efficiency than  $\text{Si}_3\text{N}_4$  materials [21]. As expected, a higher field is induced at the tunnel barrier, enabling faster P/E speed. In addition, the Al/ $\text{Eu}_2\text{O}_3$ /p-Si capacitor exhibited a larger flatband voltage ( $V_{FB}$ ) compared with the Al/ $\text{Y}_2\text{O}_3$ /p-Si one. A larger  $V_{FB}$  may be because of a significant number of positive charges into the oxide [16].

Fig. 4 shows the transfer characteristics of the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS-TFT memory devices. The measured conditions for programming are  $V_{GS} = -10$  V,  $V_{DS} = 5$  V, and 0.1 s, and for erasing are  $V_{GS} = 15$  V and 0.1 s. Therefore, a band-to-band tunneling-induced hot hole (BTBT HH) is used




Fig. 4. Transfer and P/E characteristics of the high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> LTPS TFT memory devices.




Fig. 5. Programming characteristics of (a) Eu<sub>2</sub>O<sub>3</sub> and (b) Y<sub>2</sub>O<sub>3</sub> LTPS TFT memory devices.

to program, and Fowler–Nordheim (FN) tunneling is used to erase these devices hereafter. We have tried to program by injecting the electrons (by applying a positive voltage to both the gate and drain), but no significant shift of the  $I_{DS}$ – $V_{GS}$  curve is observed. The Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT memory device exhibits superior electrical performance than the Y<sub>2</sub>O<sub>3</sub> LTPS-TFT memory one, including subthreshold swing (SS) that improved from 1525 to 617 mV/dec, and memory window that increased from  $\sim 3.4$  to  $\sim 5.2$  V. The degradation of the SS of the Y<sub>2</sub>O<sub>3</sub> LTPS-TFT memory device may be attributed to the specific property of this film and the formation of a thicker silicate layer at the Y<sub>2</sub>O<sub>3</sub>–oxide interface.

To further observe the program and erase characteristics of the memory cell as a function of operating time, we have monitored an evolution of  $I_{DS}$ – $V_{GS}$  curve under different operation voltages. Fig. 5 shows the program characteristics of the Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> LTPS-TFT memory devices as a function of pulselength for various operation conditions. The  $V_{TH}$  values are obtained from the  $I$ – $V$  curves for achieving the current value of 100 nA ( $100 \times W/L$  nA) at  $V_{DS} = 1$  V. The  $V_{TH}$  shift is defined as the change of threshold voltage of a device between the programmed and the erased states. For the condition of  $V_{GS} = -10$  V and  $V_{DS} = 5$  V at 0.1 s, high programming performance of Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT memory can be obtained with a memory window of  $\sim 5.1$  V. The SONOS-type memory device using an Eu<sub>2</sub>O<sub>3</sub> charge-trapping layer exhibited higher values of  $V_{TH}$  shift relative to that of the device featuring the Y<sub>2</sub>O<sub>3</sub> charge-trapping layer. This result presumably arises from the high charge-trapping efficiency of the Eu<sub>2</sub>O<sub>3</sub> layer, because of the Eu<sub>2</sub>O<sub>3</sub> film possessing a high dielectric constant, and the formation of




Fig. 6. Erasing characteristics of (a) Eu<sub>2</sub>O<sub>3</sub> and (b) Y<sub>2</sub>O<sub>3</sub> LTPS TFT memory devices.




Fig. 7. Retention characteristics of the high- $\kappa$  Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> LTPS TFT memory devices.

a thin low- $\kappa$  interfacial layer, which increased the effective electric field across the tunneling oxide, thereby enhancing hole trapping and electron detrapping in the film simultaneously. In contrast, we attribute the small  $V_{TH}$  shifts of the low-dielectric-constant Y<sub>2</sub>O<sub>3</sub> films to their decreased charge-trapping efficiency caused by decreasing tunneling efficiency.

The erase characteristics of the Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> LTPS-TFT memory devices as a function of various operation voltages are shown in Fig. 6. It is evident that the excellent erase speed of  $\sim 0.1$  s can be obtained for  $V_{GS} = 15$  V. The  $V_{TH}$  shift is because of the electron trapping in the Eu<sub>2</sub>O<sub>3</sub> or Y<sub>2</sub>O<sub>3</sub> film. The Eu<sub>2</sub>O<sub>3</sub> LTPS-TFT memory device revealed a large memory window of  $\sim 5.2$  V at  $V_{GS} = -10$  V and  $V_{DS} = 5$  V for 0.1 s and  $V_{GS} = 15$  V for 0.1 s for the programming and erasing operations, respectively. The introduction of high- $\kappa$  materials varies the electric field distributions dramatically across the tunnel oxide, charge trapping layer, and blocking layer, respectively. The effective electric field cross the tunneling oxide for the Eu<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> film is 4.83 and 4.8 MV/cm, respectively. Under the erase operation, the electrons tunnel easily into the Eu<sub>2</sub>O<sub>3</sub> layer through the SiO<sub>2</sub> tunnel layer from the poly-Si channel. In addition, during the erase operation, at the same gate bias where FN tunneling erases, the electrons would easily tunnel through a tunnel layer to the Eu<sub>2</sub>O<sub>3</sub> conduction band, as compared to the Y<sub>2</sub>O<sub>3</sub> case. The conduction band offset of Eu<sub>2</sub>O<sub>3</sub> with respect to silicon is 2.1 eV, as compared with a 2.3 eV conduction band offset of Y<sub>2</sub>O<sub>3</sub> with respect to silicon [22].

One of the most important operating parameters of such a LTPS-TFT memory device concerning its reliability is the




Fig. 8. Endurance characteristics of the high- $\kappa$   $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS TFT memory devices.

data retention and endurance characteristics. Fig. 7 shows the retention characteristics of the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS-TFT memory devices at room temperature and 85 °C. The retention measurement is performed after the BTBT HH programing. The normalized  $V_{\text{TH}}$  shift is defined as the ratio of  $V_{\text{TH}}$  shift at the time of interest and at the beginning. Using this as an indicator, we can see the charge loss for the SONOS-type nonvolatile memory. At room temperature, we observed a <15% charge loss after ten years for the  $\text{Eu}_2\text{O}_3$  SONOS-type memory device. The LTPS-TFT memory devices incorporating the  $\text{Eu}_2\text{O}_3$  charge-trapping layers exhibited longer retention times than those featuring the  $\text{Y}_2\text{O}_3$  charge-trapping layers. The high charge losses in the  $\text{Y}_2\text{O}_3$  film arose because of the formation of a thick silicate layer at the  $\text{Y}_2\text{O}_3\text{-SiO}_2$  interface. A large number of holes will leak from the shallow trap sites of the silicate layer [23], presumably due to trap-assisted tunneling. At the hot temperature of 85 °C, the retention capability significantly degrades for  $\text{Eu}_2\text{O}_3$  LTPS-TFT memory device because of the enhancement of thermal tunneling of carriers from the  $\text{Eu}_2\text{O}_3$ ; however, the expected memory window after ten years is charge loss <30%, which could be sufficient for proper memory functioning.

Fig. 8 shows the endurance curves of the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS-TFT memory devices. The LTPS-TFT memory device using a  $\text{Eu}_2\text{O}_3$  the charge-trapping layer exhibited a larger memory window than that featuring the  $\text{Y}_2\text{O}_3$  charge-trapping layer. The memory window of  $\text{Eu}_2\text{O}_3$  SONOS-type memory device is 4.6–5.2 V after  $10^5$  P/E cycles. No significant window narrowing is found. The  $V_{\text{TH}}$  increase in the later stage of endurance is due to some electron left in the charge-trapping layer after programing. The reason is because of the electrons that are tightly trapped in the charge trapping layer and hard to escape by FN erase. This finding suggests that the endurance characteristics of  $\text{Eu}_2\text{O}_3$  LTPS-TFT memory device still behave well. The proposed a  $\text{Eu}_2\text{O}_3$  film as the charge trapping layer exhibits the potential to be incorporated into the future LTPS-TFT nonvolatile memory fabrication processes.

The measured and extracted TFT memory parameters are shown Table I, where the data from TFT memory devices using various charge-trapping layers of  $\text{SiN}_x$  [24], Hf-silicate [7],  $\text{Eu}_2\text{O}_3$ , and  $\text{Y}_2\text{O}_3$  are listed for comparison. The  $\text{Eu}_2\text{O}_3$  charge-trapping layer shows the smallest SS, largest memory, superior data retention, and excellent endurance

TABLE I  
COMPARISON OF DEVICE PARAMETERS FOR LPTS-TFT MEMORY  
DEVICES FABRICATED WITH  $\text{SiN}_x$ , Hf-SILICATE,  $\text{Eu}_2\text{O}_3$ ,  
AND  $\text{Y}_2\text{O}_3$  CHARGE TRAPPING LAYERS

	$\text{SiN}_x$	Hf-silicate	$\text{Eu}_2\text{O}_3$	$\text{Y}_2\text{O}_3$
SS (mV/dec)	~ 1200	~ 1000	617	1525
Program voltage and time	$V_{\text{GS}} = 18 \text{ V}$ 100 ms	$V_{\text{GS}} = 12 \text{ V}$ $V_{\text{DS}} = 12 \text{ V}$ 1 ms	$V_{\text{GS}} = -10 \text{ V}$ $V_{\text{DS}} = 5 \text{ V}$ 100 ms	$V_{\text{GS}} = -10 \text{ V}$ $V_{\text{DS}} = 5 \text{ V}$ 100 ms
Erase voltage and time	$V_{\text{GS}} = -18 \text{ V}$ 100 ms	$V_{\text{GS}} = -10 \text{ V}$ $V_{\text{DS}} = 10 \text{ V}$ 10 ms	$V_{\text{GS}} = 15 \text{ V}$ 100 ms	$V_{\text{GS}} = 15 \text{ V}$ 100 ms
Memory window (V)	~3	~3	5.2	3.4
Retention	NA	68% @ 85 °C	< 30% @ 85 °C	45% @ 85 °C
Endurance	~ 500	~ $10^4$	~ $10^5$	~ $10^5$

characteristics. It is believed that the P/E voltage and speed of an  $\text{Eu}_2\text{O}_3$  LTPS-TFT memory can be further improved through reducing the thickness of the blocking layer.

#### IV. CONCLUSION

We fabricated LTPS-TFT memory devices using the  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  film as a charge trapping layer. We used the BTBT HH and FN methods to program and erase for  $\text{Eu}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  LTPS-TFT memory devices, respectively. The LTPS-TFT incorporating a  $\text{Eu}_2\text{O}_3$  charge trapping layer exhibited a smaller SS of 617 mV/dec, a larger memory window of ~5.2 V ( $V_{\text{GS}} = -10 \text{ V}$  and  $V_{\text{DS}} = 5 \text{ V}$  for 0.1 s), a lower charge loss of <15% (at room temperature), and a better endurance characteristic (P/E cycles up to  $10^5$ ) than that featuring the  $\text{Y}_2\text{O}_3$  charge trapping layer. This result suggested that  $\text{Eu}_2\text{O}_3$  film featuring a thinner silicate layer and a higher dielectric constant provided a higher probability for trapping of the charge carrier. The  $\text{Eu}_2\text{O}_3$  thin film is a promising charge trapping layer material for the fabrication of LTPS-TFT memory devices.

#### REFERENCES

- [1] T. Aoyama, K. Ogawa, Y. Mochizuki, and N. Konishi, "Inverse staggered poly-Si and amorphous Si double structure TFT's for LCD panels with peripheral driver circuits integration," *IEEE Trans. Electron Devices*, vol. 43, no. 5, pp. 701–705, May 1996.
- [2] S. J. Choi, J. W. Han, S. Kim, D. I. Moon, M. Jang, and Y. K. Choi, "High-performance polycrystalline silicon TFT on the structure of a dopant-segregated Schottky-barrier source/drain," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 228–230, Mar. 2010.
- [3] A. J. Walker, S. Nallamothu, E. H. Chen, M. Mahajani, S. B. Herner, M. Clack, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, "3D TFT-SONOS memory cell for ultra-high density file storage applications," in *VLSI Symp. Tech. Dig.*, 2003, pp. 29–30.
- [4] S. Jagar and P. K. Ko, "Submicron super TFTs for 3-D VLSI applications," *IEEE Electron Device Lett.*, vol. 21, no. 9, pp. 439–441, Sep. 2000.
- [5] F. Hayashi, H. Ohkubo, T. Takahashi, S. Horiba, K. Node, T. Uchida, T. Shimizu, N. Sugawara, and S. Kumashiro, "A highly stable SRAM memory cell with top-gated P-N drain poly-Si TFT of 1.5 V operation," in *Proc. Int. Electron Devices Meeting*, Dec. 1996, pp. 283–286.

- [6] H. J. Cho, F. Nemati, P. B. Griffin, and J. D. Plummer, "A novel pillar DRAM cell for 4 Gbit and beyond," in *VLSI Symp. Tech. Dig.*, Jun. 1998, pp. 38–39.
- [7] Y. H. Lin, C. H. Chien, T. H. Chou, T. S. Chao, and T. F. Lei, "Low-temperature polycrystalline silicon thin-film flash memory with hafnium silicate," *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 531–536, Mar. 2007.
- [8] J. H. Kim and J. B. Choi, "Long-term electron leakage mechanisms through ONO interpoly dielectric in stacked-gate EEPROM cells," *IEEE Trans. Electron Devices*, vol. 51, no. 12, pp. 2048–2053, Dec. 2004.
- [9] Y. N. Tan, W. K. Chim, B. J. Cho, and W. K. Choi, "Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide charge storage layer," *IEEE Trans. Electron Devices*, vol. 51, no. 7, pp. 1143–1147, Jul. 2004.
- [10] S. J. Ding, M. Zhang, W. Chen, D. W. Zhang, and L. K. Wang, "Memory effect of metal-insulator-silicon capacitor with HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> multilayer and hafnium nitride gate," *J. Electron. Mater.*, vol. 36, no. 3, pp. 253–257, Mar. 2007.
- [11] T. H. Hsu, H. C. You, F. H. Ko, and T. F. Lei, "PolySi-SiO<sub>2</sub>-ZrO<sub>2</sub>-SiO<sub>2</sub>-Si flash memory incorporating a sol-gel-derived ZrO<sub>2</sub> charge trapping layer," *J. Electrochem. Soc.*, vol. 153, no. 11, pp. G934–G937, Nov. 2006.
- [12] T. M. Pan and W. W. Yeh, "A high- $\kappa$  Y<sub>2</sub>O<sub>3</sub> charge trapping layer for nonvolatile memory application," *Appl. Phys. Lett.*, vol. 92, no. 17, pp. 173506-1–173506-3, May 2008.
- [13] H. W. You and W. J. Cho, "Nonvolatile poly-Si TFT charge-trap flash memory with engineered tunnel barrier," *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 170–172, Feb. 2012.
- [14] C. W. Chang, C. K. Deng, H. R. Chang, and T. F. Lei, "High-performance poly-Si TFTs with Pr<sub>2</sub>O<sub>3</sub> gate dielectric," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 96–98, Jan. 2008.
- [15] T. M. Pan, Z. H. Li, and C. K. Deng, "Effects of CF<sub>4</sub> plasma treatment on the electrical characteristics of poly-silicon TFTs using a Tb<sub>2</sub>O<sub>3</sub> gate dielectric," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1519–1526, Jun. 2010.
- [16] M. Fanciulli and G. Scarel, *Rare Earth Oxide Thin Film: Growth, Characterization, and Applications*. Berlin, Germany: Springer-Verlag, 2007.
- [17] Y. Uwamino, Y. Ishizuka, and H. Yamatera, "X-ray photoelectron spectroscopy of rare-earth compounds," *J. Electron Spectrosc. Rel. Phenomena*, vol. 34, no. 1, pp. 67–78, 1984.
- [18] J. J. Chambers and G. N. Parsons, "Physical and electrical characterization of ultrathin yttrium silicate insulators on silicon," *J. Appl. Phys.*, vol. 90, no. 2, pp. 918–933, Apr. 2001.
- [19] J. J. Chambers, B. W. Busch, W. H. Schulte, T. Gustafsson, E. Garfunkel, S. Wang, D. M. Maher, T. M. Klein, and G. N. Parsons, "Effects of surface pretreatments on interface structure during formation of ultrathin yttrium silicate dielectric films on silicon," *Appl. Surf. Sci.*, vol. 181, nos. 1–2, pp. 78–93, Sep. 2001.
- [20] I. Barin, F. Sauert, E. Schultze-Rhonhof, and S. S. Wang, *Thermochemical Data of Pure Substances Part I/Part II*. New York, NY, USA: VCH, 1993.
- [21] H. W. You and W. J. Cho, "Charge trapping properties of the HfO<sub>2</sub> layer with various thicknesses for charge trap flash memory applications," *Appl. Phys. Lett.*, vol. 96, no. 9, pp. 093506-1–093506-3, Mar. 2010.
- [22] O. Engstrom, B. Raeissi, S. Hall, O. Buiu, M. C. Lemme, H. D. B. Gottlob, P. K. Hurley, and K. Cherkaoui, "Navigation aids in the search for future high- $\kappa$  dielectrics: Physical and electrical trends," *Solid State Electron.*, vol. 51, no. 4, pp. 622–626, Apr. 2007.
- [23] E. Gusev, *Defects in High- $\kappa$  Gate Dielectric Stacks*. Amsterdam, The Netherlands: Springer-Verlag, 2006.
- [24] Z. Pei, A. Chung, and H. L. Hwang, "Nonvolatile polycrystalline silicon thin film transistor memory using silicon-rich silicon nitride as charge storage layer," *Appl. Phys. Lett.*, vol. 90, no. 22, pp. 223513-1–223513-3, Jun. 2007.



**Tung-Ming Pan** received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2001.

He has been a Professor with the Department of Electronics Engineering, Chang Gung University, Taoyuan, since 2009.



**Li-Chen Yen** is currently pursuing the Ph.D. degree with the Department of Electrophysics, National Chiao Tung University, Hsinchu, Taiwan.

His current research interests include the study of biosensors, nonvolatile memories, and high- $\kappa$  technology.



**Sheng-Hao Huang** received the M.S. degree in electronics engineering from Chang Gung University, Taoyuan, Taiwan, in 2011.

His current research interests include device and process technologies for the high performance and reliability of LTPS-TFT memory devices.



**Chieh-Ting Lo** received the M.S. degrees in electronics engineering from Chang Gung University, Taoyuan, Taiwan, in 2011.

His current research interests include device and process technologies for the high performance and reliability of LTPS-TFT memory devices.



**Tien-Sheng Chao** received the Ph.D. degree in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1992.

He has been a Professor with the Department of Electrophysics, National Chiao Tung University, Hsinchu, since 2002.