

# Bipolar Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni RRAM With Multilevel States and Self-Rectifying Characteristics

Chung-Wei Hsu, Tuo-Hung Hou, Mei-Chin Chen, I-Ting Wang, and Chun-Li Lo

**Abstract**—To be compatible with 3-D vertical crossbar arrays, a TiO<sub>2</sub>/HfO<sub>2</sub> bilayer resistive-switching memory (RRAM) cell sandwiched between Ni electrodes is developed. The proposed device has numerous highly desired features for the implementation of 3-D vertical RRAM, including: 1) stable bipolar resistive switching; 2) forming free; 3) self-compliance; 4) self-rectification; 5) multiple resistance states; and 6) room-temperature process. The resistive switching and current rectification are attributed to oxygen vacancy migration in HfO<sub>2</sub> and potential barrier modulation of the asymmetric TiO<sub>2</sub>/HfO<sub>2</sub> tunnel barrier. The rectification ratio up to 10<sup>3</sup> is capable of realizing a single-crossbar array up to 16 Mb for future high-density storage class memory applications.

**Index Terms**—3-D memory, crossbar array, resistive-switching memory (RRAM), self-rectification.

## I. INTRODUCTION

CROSSBAR resistive-switching memory (RRAM) with a minimum cell size of 4F<sup>2</sup> has attracted much attention recently because of its ultrahigh density and ultimate scaling potential. In crossbar RRAM arrays, to mitigate crosstalk from undesired sneak current through adjacent cells at read and write operations, numerous two-terminal selection devices with either unidirectional or bidirectional nonlinear current–voltage ( $I - V$ ) characteristics were proposed to integrate with the memory devices in series [1], [2]. Nevertheless, the heterogeneous integration of two individual selection and memory devices inevitably increases process complexity and undermines the advantage of the simple structure of RRAM. Furthermore, several bit cost scalable 3-D vertical NAND flash architectures were proposed to provide extremely high bit density at extremely low cost [3]. A similar 3-D vertical RRAM architecture [4], [5] has to be developed to compete with 3-D vertical NAND flash for future storage class memory (SCM) applications [6]. The potential advantages of 3-D vertical RRAM over 3-D vertical NAND flash include better memory performance, ease of fabrication, and removal of vertical transistors inside the core array. Stacking two individual selection and memory devices is, however, extremely challenging in

Manuscript received April 23, 2013; revised May 14, 2013; accepted May 20, 2013. Date of publication June 18, 2013; date of current version June 24, 2013. This work was supported by the National Science Council of Taiwan under Grant NSC 100-2628-E-009-025-MY2, Grant 101-2221-E-009-089-MY3, and Grant NCTU-UCB I-RiCE Program NSC-102-2911-I-009-301. The review of this letter was arranged by Editor D. Ha.

The authors are with the Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: thhou@mail.nctu.edu.tw).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2013.2264823




Fig. 1. (a) Illustration of a 3-D vertical crossbar RRAM array. (b) Cross-sectional TEM image of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni stack and the enlarged image of the HfO<sub>2</sub> layer. Both TiO<sub>2</sub> and HfO<sub>2</sub> appeared polycrystalline. (c) Corresponding EDX profiling of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni stack.

3-D vertical RRAM because the metal electrodes between two devices cannot be easily patterned at the vertical sidewall. Therefore, it is of great interest to develop a nonlinear RRAM device requiring no external selection device for low-cost 3-D vertical crossbar RRAM [7], as shown in Fig. 1(a).

In this letter, a bipolar Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni RRAM device with multilevel resistance states and self-rectifying characteristics is reported. The rectification ratio (RR), defined by the current ratio at  $\pm 2$  V of the low-resistance state (LRS), is as high as three orders of magnitude. Oxygen vacancy migration under bipolar electric field and the corresponding tunnel barrier modulation in HfO<sub>2</sub> are speculated to be responsible for the multilevel bipolar resistive switching (BRS) requiring no initial forming and current compliance. The current rectification is attributed to the asymmetric TiO<sub>2</sub>/HfO<sub>2</sub> tunnel barrier. Finally, a numerical array analysis shows that the proposed device is promising to implement a single-crossbar array up to 16 Mb using an all-line pull-up (all-LPU) read scheme.

## II. EXPERIMENTAL PROCEDURES

A 100-nm Ni layer is deposited on heavily doped  $n$ -type Si wafers as a shared bottom electrode using sputtering. A 10-nm HfO<sub>2</sub> layer and a 60-nm TiO<sub>2</sub> layer are deposited sequentially on the bottom electrode using reactive magnetron




Fig. 2. Typical BRS characteristics of Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni memory cells between (a) 00 and 11 states, (b) 00 and 10 states, and (c) 00 and 01 states, controlled by different SET/RESET voltages. The  $I - V$  curve of the pristine device before RS is also plotted for comparison. The corresponding rectification ratios at  $\pm 2$  V during 150 consecutive BRS cycles are plotted in (d)–(f).




Fig. 3. Retention characteristics of four resistance states (00, 01, 10, and 11) measured at room temperature. The resistance values are read at 0.5 V.

DC sputtering and 6'' Hf and Ti metal targets, respectively. The O<sub>2</sub>:Ar gas flow ratio is 1:5 and 1:2 for HfO<sub>2</sub> and TiO<sub>2</sub>, respectively. Finally, Ni top electrodes with a thickness of 100 nm and an area of 10<sup>4</sup> μm<sup>2</sup> are deposited using sputtering and a shadow mask. The entire fabrication is conducted at room temperature without thermal treatment. Fig. 1(b) shows the cross-sectional transmission electron microscopy (TEM) image of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni stack, showing the polycrystalline TiO<sub>2</sub> and HfO<sub>2</sub> layers. Fig. 1(c) shows the corresponding elemental profiling using energy-dispersive X-ray spectroscopy (EDX). All devices are measured by applying voltages to the top electrodes while the bottom electrode is grounded.

### III. RESULTS AND DISCUSSION

Fig. 2(a)–(c) shows typical BRS characteristics of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni memory cells. The as-fabricated devices are initially at a high-resistance state (HRS), 00 state, and may be SET/RESET between multiple LRS (01, 10, and 11 states) and the 00 state using negative SET and positive RESET




Fig. 4. Band diagrams of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni memory cells at (a) SET, (b) RESET, (c) LRS READ at negative bias, (d) LRS READ at positive bias, (e) HRS READ at negative bias, and (f) HRS READ at positive bias. Migration of oxygen vacancies ( $V_o^{2+}$ ) in HfO<sub>2</sub> is driven by bipolar electric field at SET/RESET and modulated potential barriers at READ. Current conduction is dominated by the TiO<sub>2</sub> and HfO<sub>2</sub> barriers at negative and positive READ. The band diagrams shown here are used for qualitative explanation only. The quantitative band diagrams depend on the exact material permittivity and  $V_o^{2+}$  distribution.

voltages without current compliance. The gradual SET/RESET process allows desired resistance states to be controlled using appropriate SET voltages ranging from  $-6$  to  $-8$  V and RESET voltages ranging from 4 to 6 V. Furthermore, the resistance readout can only be acquired at positive bias. The  $I - V$  curves of the 01, 10, and 11 states overlapped with the 00 state at negative bias, and exhibit a turn-on voltage around  $-2$  V. Therefore, the rectifying  $I - V$  within  $\pm 2$  V at the 01, 10, and 11 states is similar to that in one diode-one resistor (1D1R) cells [1]. Unlike the narrow programming margin of unipolar resistive switching and the requirement of external diode devices in 1D1R cells, this self-rectifying cell, however, utilized stable BRS with large programming margin because of the opposite polarities of SET/RESET voltages. Larger RR helps to suppress parasitic sneak current in crossbar arrays and improves read margin. Fig. 2(d)–(f) shows stable RR ranging from 10<sup>3</sup> to 10 depending on the LRS during 150 consecutive BRS cycles. Fig. 3 shows that LRS (01, 10, and 11 states) had worse retention than HRS (00), but those LRS with lower resistance values are less prone to retention degradation.

Separate single-layer devices of Ni/60-nm TiO<sub>2</sub>/Pt and Ni/10 nm HfO<sub>2</sub>/Pt are also fabricated for comparison. The Pt bottom electrode is chosen as an inert electrode to prevent the additional complication from the interaction between the bottom electrode and the oxide films. BRS is only found at the Ni/10-nm HfO<sub>2</sub>/Pt device (not shown here), suggesting that the BRS in Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni possibly originated from oxygen vacancy ( $V_o^{2+}$ ) migration in HfO<sub>2</sub>. A similar model based on oxygen ion migration was also proposed to explain BRS in another TiN/Ti/TiO<sub>x</sub>/HfO<sub>x</sub>/TiN cell [8]. Because of the lack of electrical forming and high overshoot current, Ni cation migration from the Ni electrodes [9] is believed to have a negligible effect on the observed BRS. Although further investigations in the future would be necessary for thorough understanding, a plausible model is proposed to qualitatively explain the self-rectifying  $I - V$  and the multiple resistance




Fig. 5. (a) Schematic view of a  $N \times N$  crossbar RRAM array using the all-LPU read scheme. Unselected bits at the sneak current path are divided into three regions. (b) Simulation of the normalized read margin between three LRS (11, 10, and 01 states) and HRS (00) as a function of the number of bit (word) lines  $N$ .

states. Fig. 4 shows the band diagrams of the Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni cell at SET, RESET, and READ conditions. The  $V_o^{2+}$  in HfO<sub>2</sub> migrates toward the TiO<sub>2</sub>/HfO<sub>2</sub> interface at SET [Fig. 4(a)] and toward the HfO<sub>2</sub>/Ni interface at RESET [Fig. 4(b)]. When reading at a low negative voltage [Fig. 4(c) and (e)], the electron injection from the top Ni electrode is limited by the Schottky barrier of Ni/TiO<sub>2</sub> and thick TiO<sub>2</sub>, similar to the previously reported Ni/TiO<sub>2</sub>/Ni bipolar selector [2], and the different  $V_o^{2+}$  profiles in HfO<sub>2</sub> at LRS/HRS had only limited effects on the current readout. When reading at a low positive voltage [Fig. 4(d) and (f)], the electron injection from the bottom Ni electrode into HfO<sub>2</sub> encounter a much higher but thinner barrier. Therefore, tunneling current through the thin HfO<sub>2</sub> layer became significant. The positively charged  $V_o^{2+}$  piling up at the TiO<sub>2</sub>/HfO<sub>2</sub> interface significantly modulates the potential barrier and results in higher tunneling current at LRS. An effective asymmetric tunnel barrier, such as the thick TiO<sub>2</sub>/thin HfO<sub>2</sub> bilayers with narrow/wide bandgaps, is known to greatly enhance  $I - V$  asymmetry [10]. Furthermore, the  $V_o^{2+}$  profiles might be adjusted by the magnitude of SET/RESET voltages to create multiple resistance states. The worse LRS retention and unstable  $V_o^{2+}$  at the TiO<sub>2</sub>/HfO<sub>2</sub> interface might be related to the strong oxidative capability of Ti and the preferred TiO<sub>2</sub> formation. Because those LRS with lower resistance (higher  $V_o^{2+}$  concentration at the interface) show improved retention, increasing the  $V_o^{2+}$  concentration in HfO<sub>2</sub> during deposition might stabilize  $V_o^{2+}$  at the interface in the future.

To evaluate the potential of the proposed self-rectifying cell for high-density SCM applications, a numerical array analysis on a  $N \times N$  crossbar array with a line resistance of 2.5  $\Omega/\square$ , as shown in Fig. 5(a), is performed using SPICE [11] and the all-LPU read scheme, where a positive pull-up voltage ( $V_{pu}$ ) of 2 V is applied to all bit/word lines except the selected word line connecting to the ground. In analogy to the 1D1R crossbar array, those unselected cells biased at negative voltages has significantly higher resistance to suppress sneak current. Fig. 5(b) shows the calculated read margin as a function of RR ranging from 10<sup>3</sup> to 10 at  $\pm 2$  V for the 11, 10, and 01 states. To unambiguously distinguish 11, 10, and 01 states from the HRS 00 state, the maximum array

size is estimated to be 16 Mb, 40 kb, and 2.5 kb, respectively, with at least a 10% read margin. Furthermore, the V/2 and V/3 write schemes may be applied for SET/RESET operations, respectively, to suppress write disturb [11]. An additional write analysis (not shown here) confirms that the line resistance has a negligible effect on voltage delivery and the sneak current at write is less than the program current of the selected cell at the maximum array sizes predicted by the read analysis. The results suggest that the RR of 10<sup>3</sup> at the 11 state is sufficient to implement high-density single-level RRAM chips, while overhead of peripheral circuits and chip area efficiency have to be considered using all levels because of the smaller array size.

#### IV. CONCLUSION

A self-rectifying BRS memory with controllable multilevel resistance states was fabricated at room temperature using a Ni/TiO<sub>2</sub>/HfO<sub>2</sub>/Ni structure. The BRS and current rectification were attributed to oxygen vacancy migration in HfO<sub>2</sub> and potential barrier modulation of the asymmetric TiO<sub>2</sub>/HfO<sub>2</sub> tunnel barrier. The self-rectifying device suppressed sneak current and improved read margin in crossbar arrays similar to the 1D1R cells. Furthermore, the forming-free and self-compliance characteristics greatly reduced the complexity of peripheral circuit design. To realize the full potential of the proposed device in 3-D vertical RRAM arrays and SCM applications, LRS retention was the primary area for improvement. Device scalability and further reduction of operational voltages and set current to be compatible with peripheral circuits should also be investigated in the future.

#### REFERENCES

- [1] I. G. Baek, D. C. Kim, M. J. Lee, *et al.*, "Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application," in *IEEE Int. IEDM Tech. Dig.*, Dec. 2005, pp. 750–753.
- [2] J. J. Huang, Y. M. Tseng, C. W. Hsu, *et al.*, "Bipolar nonlinear Ni/TiO<sub>2</sub>/Ni selector for 1S1R crossbar array applications," *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1427–1429, Oct. 2011.
- [3] H. Tanaka, M. Kido, K. Yahashi, *et al.*, "Bit cost scalable technology with punch and plug process for ultra high density flash memory," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2007, pp. 14–15.
- [4] I. G. Baek, C. J. Park, H. Ju, *et al.*, "Realization of vertical resistive memory (VRRAM) using cost effective 3D process," in *Proc. IEEE IEDM*, Dec. 2011, pp. 737–740.
- [5] W. C. Chien, F. M. Lee, Y. Y. Lin, *et al.*, "Multi-layer sidewall WOx resistive memory suitable for 3D ReRAM," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2012, pp. 153–154.
- [6] R. F. Freitas and W. W. Wilcke, "Storage-class memory: The next storage system technology," *IBM J. Res. Dev.*, vol. 52, nos. 4–5, pp. 439–447, Jul. 2008.
- [7] S. G. Park, M. K. Yang, H. Ju, *et al.*, "A non-linear ReRAM cell with sub-1  $\mu$ A ultralow operating current for high density vertical resistive memory (VRRAM)," in *Proc. IEEE IEDM*, Dec. 2012, pp. 501–504.
- [8] J. K. Lee, S. Jung, J. Park, *et al.*, "Accurate analysis of conduction and resistive-switching mechanisms in double-layered resistive-switching memory devices," *App. Phys. Lett.*, vol. 101, no. 10, pp. 103506-1–103506-4, Sep. 2012.
- [9] K. L. Lin, T. H. Hou, J. Shieh, *et al.*, "Electrode dependence of filament formation in HfO<sub>2</sub> resistive-switching memory," *J. Appl. Phys.*, vol. 109, no. 8, pp. 084104-1–084104-7, Apr. 2011.
- [10] T. H. Hou, C. Lee, V. Narayanan, *et al.*, "Design optimization of metal nanocrystal memory—Part II: Gate stack engineering," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3103–3109, Dec. 2006.
- [11] C. L. Lo, T. H. Hou, M. C. Chen, *et al.*, "Dependence of read margin on pull-up schemes in high-density one selector-one resistor (1S1R) crossbar array," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 420–426, Jan. 2013.