

Nickel Nanocrystals Embedded in Metal–Alumina–Nitride–Oxide–Silicon Type Low-Temperature Polycrystalline-Silicon Thin-Film Transistor for Low-Voltage Nonvolatile Memory Application

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2011 Jpn. J. Appl. Phys. 50 06GF12

(<http://iopscience.iop.org/1347-4065/50/6S/06GF12>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 24/04/2014 at 23:48

Please note that [terms and conditions apply](#).

Nickel Nanocrystals Embedded in Metal–Alumina–Nitride–Oxide–Silicon Type Low-Temperature Polycrystalline-Silicon Thin-Film Transistor for Low-Voltage Nonvolatile Memory Application

Terry Tai-Jui Wang, Yu-Cheng Liu¹, Chien-Hung Wu^{2*}, Tien-Lin Lu¹, Ing-Jar Hsieh¹, and Cheng-Tzu Kuo

Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.

¹Department of Electric Engineering, Chung Hua University, Hsinchu, Taiwan 30012, R.O.C.

²Department of Microelectronics Engineering, Chung Hua University, Hsinchu, Taiwan 30012, R.O.C.

Received November 28, 2010; revised February 3, 2011; accepted February 18, 2011; published online June 20, 2011

In this work, a nickel nanocrystal (Ni-NC) assisted metal–alumina–nitride–oxide–silicon (MANOS) thin-film transistor (TFT) nonvolatile memory (NVM) was fabricated by a standard low temperature polycrystalline silicon (LTPS) TFT process. The size range and density of Ni-NCs were approximately 5–13 nm and $5 \times 10^{11} \text{ cm}^{-2}$, respectively. The programming/erasing (P/E) voltages are decreased down to -10 and $+8$ V, respectively, by the Fowler–Nordheim tunneling mechanism from gate injection. In this P/E voltage condition, a large memory window (~ 4.2 V) was observed by current–voltage measurement. Then, the speed and voltages of P/E were measured and discussed completely. The data retention of the Ni-NC assisted MANOS-LTPS-TFT-NVM is extracted to be 1.62 V of memory window after 10^4 s.

© 2011 The Japan Society of Applied Physics

1. Introduction

Recently, low-temperature polycrystalline silicon (poly-Si) thin-film transistors nonvolatile memory (LTPS-TFT-NVM) has been widely studied for applications in system-on-panel (SOP) and three-dimensional (3D) stacked memory devices.^{1,2)} For these applications, TFT-NVMs will be required components in the future. However, a common problem of the LTPS-TFT-NVMs is their low programming/erasing (P/E) efficiency owing to the high operating voltage across the gate stack needed to program or erase carriers.³⁾ To achieve a high P/E efficiency, metallic nanocrystals (NCs) embedded in NVMs have also been widely studied, which possess several advantages, such as a larger charge of capacity, a wider range of available work functions, a higher density of states around the Fermi level, and a smaller energy perturbation due to carrier confinement.^{4–13)} Furthermore, as compared with semiconductor NCs, there is almost no voltage drops over metallic NCs owing to their good electrical conductive characteristics. Hence, low P/E voltage devices can be achieved by using metallic NCs as trapping centers. In this study, Ni-NCs embedded in metal–alumina–nitride–oxide–silicon (MANOS) TFTs were proposed for low P/E voltage NVM applications. Because Ni-NCs produce more trapping centers to capture electrons or holes, a large memory window can be obtained at low P/E voltages.¹⁴⁾ Furthermore, the trapped carriers are injected from the metal gate through the $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4$ asymmetric tunnel barrier (ATB),^{15,16)} which also causes the high P/E efficiency at low operating voltages. Most importantly, the formation temperature of Ni-NCs is compatible with the LTPS-TFT process and suitable for realizing SOP applications in the future.

2. Experimental Methods

Figure 1 shows the MANOS-TFT-NVM device structure with the embedded Ni-NCs. The fabrication of the TFT-NVM was started by oxidizing a Si substrate in water vapor at 1000°C to form a 500-nm-thick SiO_2 layer to simulate the isolation layer. A 100-nm-thick amorphous Si layer was




Fig. 1. (Color online) Structure of MANOS-TFT memory with Ni-NCs. The $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4/\text{Ni-NCs}/\text{Si}_3\text{N}_4/\text{SiO}_2$ gate stack is shown.

then deposited on the SiO_2 -coated wafer at 550°C by low-pressure chemical vapor deposition. It was followed by annealing at 600°C for 24 h in N_2 atmosphere to crystallize the amorphous Si to form a poly-Si/ SiO_2 /Si structure stack. The 500-nm-thick field isolation oxide layer was then deposited on the stack by plasma-enhanced chemical vapor deposition (PECVD), and the source and drain regions were then formed by patterning and etching the field isolation oxide layer. Then, the regions were implanted with phosphorus (35 keV , $5 \times 10^{15} \text{ cm}^{-2}$) and activated at 600°C for 24 h in N_2 atmosphere. After patterning, the activation regions were followed by $\text{SiO}_2/\text{Si}_3\text{N}_4$ (5 nm/3 nm) gate stack deposition to form a $\text{Si}_3\text{N}_4/\text{SiO}_2/\text{poly-Si}/\text{SiO}_2/\text{Si}$ stack by PECVD with SiH_4 , NH_3 , and N_2O as reaction gases. For NC formation, an approximately 4.5 nm wetting layer of pure nickel was deposited on the stack by electron-gun evaporation system deposition, which was followed by rapid thermal annealing (RTA) treatment to form the Ni-NCs at 550°C . The distribution and morphology of Ni-NCs were manipulated by varying the process parameters. On top of NCs, a thin layer of Si_3N_4 ($< 2 \text{ nm}$) and a 5 nm Al_2O_3 were deposited by PECVD and the electron-gun evaporation system. The TFT-NVM devices were completed by gate definition with solution etching ($\text{H}_3\text{PO}_4 : \text{HNO}_3 : \text{CH}_3\text{COOH} : \text{H}_2\text{O} = 50 : 2 : 10 : 9$), con-

*E-mail address: rossiwu@chu.edu.tw




Fig. 2. (Color online) SEM morphologies of the rapid thermal annealed Ni-NCs on Si₃N₄ layer for 1 min treatment time. The number density of Ni-NCs at 550 °C annealing for 1 min is about $5 \times 10^{11} \text{ cm}^{-2}$.




Fig. 3. Typical TEM cross-sectional image of Al₂O₃/Si₃N₄/Ni-NCs/Si₃N₄/SiO₂/poly-Si stack indicating the layer structures. There are some black dots in this figure that represent Ni-NCs.

tact formation, Al electrode patterning, and 400 °C sintering. The gate length and width of the device are 10 and 100 μm, respectively. Finally, the Ni-NC-assisted MANOS-TFT-NVMs were characterized and analyzed by scanning electron microscopy (SEM), transmission electron microscopy (TEM), and current–voltage (*I*–*V*) measurements.

3. Results and Discussion

After the 550 °C RTA treatment for 1 min, Ni-NCs were self-assembled on the Si₃N₄ layer from an ultrathin nickel film. The oxidizing possibility of Ni in the fabrication process should be decreased by using a vacuum RTA system with a N₂ atmosphere. A top-view SEM micrograph of Ni-NCs on the Si₃N₄ surface is shown in Fig. 2, before Ni-NCs were embedded in the nitride layer. The inset of Fig. 2 indicates that the range of diameters and number density of the Ni-NCs are 5–13 nm and $\sim 5 \times 10^{11} \text{ cm}^{-2}$, respectively. Note that a smaller dot size and a higher dot density may increase the trapping density of the device and give rise to a larger memory window. However, as predicted by Hou *et al.*,¹⁷⁾ the increase in nanocrystal size and decrease in dot spacing could cause P/E efficiency decay. It is also predicted that a device with a higher dot density, i.e., smaller dot spacing, may have a larger memory window and longer service life, but this device may also have the issue of a steeper degradation slope.¹⁷⁾ Therefore, in this work, a mean diameter of approximately 9 nm and the optimal dot density of approximately $5 \times 10^{11} \text{ cm}^{-2}$ are used as the design parameters for the metal nanocrystal memory. Figure 3 shows a typical TEM cross-sectional image of the multilayer structure of the Al₂O₃/Si₃N₄/Ni-NCs/Si₃N₄/SiO₂/poly-Si stack. The black nanodots and uniform amorphous films are exhibited in this TEM image with atomic scale SiO₂/Si and SiO₂/Si₃N₄ interface. According to the result of the TEM image, the thickness of Al₂O₃ is close to that of the SiO₂. Furthermore, the thickness of the upper Si₃N₄ layer is smaller than that of the bottom Si₃N₄ layer because the various dot sizes of Ni-NCs cause a slightly rough surface. Therefore, the ultra thin capping layer ($\sim 2 \text{ nm Si}_3\text{N}_4$) cannot be clearly recognized by TEM. This structure may be one of






Fig. 4. (Color online) *I*_D–*V*_G curves of MANOS-TFT-NVMs with Ni-NCs at programming/erasing biases of –10 V for 1 s and +8 V for 1 s, respectively. The *V*_{TH} shift of the device is about 4.2 V and the on/off current ratio can increase by up to 5 orders of magnitude with an on-current of 10⁻⁶ A, and the values of the subthreshold swing (SS) can decrease down to $\sim 0.85 \text{ V/decade}$.

the issues causing electrons to tunnel from the metal gate more easily than from the poly-Si channel.

Figure 4 shows *I*_D–*V*_G curves of the MANOS-TFT-NVM with Ni-NCs and with gate P/E biases of –10 and +8 V, respectively, for 1 s. The on/off current ratio can increase by up to 5 orders of magnitude with an on-current of 10⁻⁶ A, and the value of the subthreshold swing (SS) can decrease down to $\sim 0.85 \text{ V/decade}$, signifying a rapid response of the device and a low leakage current of the poly-Si channel. The *V*_{TH} shift of 4.2 V is sufficiently wide to be sensed as either "1" or "0" and possibly to be used in multibits application. The large memory window should be caused by the hetero-interface of defect states between the NCs and the silicon-base dielectric layer.¹⁸⁾ A schematic energy band diagram of the Al/Al₂O₃/Si₃N₄/Ni-NCs/Si₃N₄/SiO₂/poly-Si stack under equilibrium state is shown in Fig. 5(a). As compared with SiO₂, the narrow energy band-gap of Al₂O₃ causes the electron to easily pump into the energy well from the metal gate. Figure 5(b) shows the schematic band diagrams in the



(a)




(b)

Fig. 5. (Color online) (a) Schematic band diagram of the equilibrium conditions. (b) Band diagram of device under programming operation.


programming process. With a negative gate bias, electrons are injected to Ni-NCs by Fowler–Nordheim (FN) tunneling through the $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4$ ATB structure. In reverse, with a positive gate bias, holes tunnel from the Al electrode through the tunneling layer and recombine with the electrons (not shown).

The V_{TH} versus V_G characteristics of the TFT-NVM are shown in Fig. 6(a). The data exhibits a uniform increment step pulse rate for both programming and erasing as the P/E voltages vary, which is a desirable feature for reliable P/E operation. This indicates that the MANOS-LTPS-TFT with Ni-NCs displays good P/E efficiency at low stress voltages. In Fig. 6(b), the device is tested by different stressing times with a constant voltage. Nevertheless, the trapping efficiency is disappointing at lower stressing times owing to the limitation of FN tunneling.

The two curves of retention time versus V_{TH} for MANOS-TFT-NVMs with Ni-NCs in the device at room temperature are shown in Fig. 7 for two different states. These curves show that the ~ 1.62 V memory window with a P/E condition of $-10/+8$ V, 1 s can be maintained for a retention time of 10^4 s. The trade-off between good data retention and high P/E efficiency is the main issue of NVMs. In general, data retention can be extended by increasing the thickness of tunneling layers or improving the quality of tunneling layers.¹⁹⁾ Furthermore, NCs embedded in the TFT-



(a)



(b)

Fig. 6. (Color online) (a) Ni-NCs embedded in MANOS-TFT-NVM device with $\text{Al}_2\text{O}_3/\text{Si}_3\text{N}_4$ tunneling layer, which exhibits large V_{TH} shifts by varying stressing voltages from 6 to 11 V. (b) Device is tested using different stressing times from 1 to 1000 ms.




Fig. 7. (Color online) Data retention curves of Ni-NC-assisted TFT-NVMs for two different data state conditions. The devices with Ni-NCs and the P/E condition of -8 and $+10$ V, respectively, for 1 s can maintain a memory window of ~ 1.62 V for a retention time of 10^4 s at room temperature.

NVM device can also improve the storage of electrons through minimizing Frenkel–Poole leakage.²⁰⁾ This may be because the trapped electrons can be distributed and stored in many independent NCs. Each NC is insulated by a dielectric and the possibility of simultaneous leakage is minimized by this distributed storage structure. In addition,

Ni-NCs and Si₃N₄ layers also play important roles to prevent the trapped electrons tunneling out owing to the high work-function of nickel (~ 5.15 eV) making a deep energy well²¹⁾ and the physical thickness of Si₃N₄ decrease the leakage current, respectively.

4. Conclusions

A Ni-NC-assisted MANOS-LTPS-TFT was fabricated and its performance demonstrated. It can be operated at low P/E voltage ($-10/+8$ V) with a large memory window (~ 4.2 V). This result matches the future development of NVM, which needs a low power consumption and multi-bits cell application. The Ni-NCs assisted LTPS-TFT-NVM devices were fabricated on a SiO₂ substrate to simulate potential applications on glass panels and to extend the possibilities of applications in SOP and 3D stacked NVM.

Acknowledgment

This work was supported by the National Science Council (NSC) of Taiwan, Republic of China, under contract No. NSC 98-2221-E-451-001 and NSC 98-2218-E-216-002.

-
- 1) K. Ichikawa, Y. Uraoka, H. Yano, T. Hatayama, T. Fuyuki, E. Takahashi, T. Hayashi, and K. Ogata: *Jpn. J. Appl. Phys.* **46** (2007) 661.
 - 2) P.-Y. Kuo, T.-S. Chao, J.-S. Huang, and T.-F. Lei: *IEEE Electron Device Lett.* **30** (2009) 234.
 - 3) P.-T. Liu, C. S. Huang, and C. W. Chen: *Appl. Phys. Lett.* **90** (2007) 182115.
 - 4) F. M. Yang, T. C. Chang, P. T. Liu, U. S. Chen, P. H. Yeh, Y. C. Yu, J. Y. Lin, S. M. Sze, and J. C. Lou: *Appl. Phys. Lett.* **90** (2007) 222104.
 - 5) C. C. Wang, J. Y. Wu, Y. K. Chiou, C. H. Chang, and T. B. Wu: *Appl. Phys. Lett.* **91** (2007) 202110.
 - 6) J. J. Lee, Y. Harada, J. W. Pyun, and D. L. Kwong: *Appl. Phys. Lett.* **86** (2005) 103505.
 - 7) J. Y. Tseng, C. W. Cheng, S. Y. Wang, T. B. Wu, K. Y. Hsieh, and R. Liu: *Appl. Phys. Lett.* **85** (2004) 2595.
 - 8) C. C. Lin, T. C. Chang, C. H. Tu, W. R. Chen, C. W. Hu, S. M. Sze, T. Y. Tseng, S. C. Chen, and J. Y. Lin: *Appl. Phys. Lett.* **93** (2008) 222101.
 - 9) S. Choi, S. S. Kim, M. Chang, H. Hwang, S. Jeon, and C. Kim: *Appl. Phys. Lett.* **86** (2005) 123110.
 - 10) J. H. Lee, J. S. Choi, S. Hong, I. Hwang, Y. I. Kim, S. J. Ahn, S. O. Kang, and B. H. Park: *Jpn. J. Appl. Phys.* **46** (2007) L1246.
 - 11) Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan: *IEEE Trans. Electron Devices* **49** (2002) 1606.
 - 12) D. Zhao, Y. Zhu, and J. Liu: *Solid-State Electron.* **50** (2006) 268.
 - 13) Ch. Sargentis, K. Giannakopoulos, A. Travlos, N. Boukos, and D. Tsamakidis: *Appl. Phys. Lett.* **88** (2006) 073106.
 - 14) D. Panda, A. Dhar, and S. K. Ray: *Semicond. Sci. Technol.* **24** (2009) 115020.
 - 15) K. K. Likharev: *Appl. Phys. Lett.* **73** (1998) 2137.
 - 16) K. S. Seol, S. J. Choi, J. Y. Choi, E. J. Jang, B. K. Kim, S. J. Park, D. G. Cha, I. Y. Song, J. B. Park, Y. Park, and S. H. Choi: *Appl. Phys. Lett.* **89** (2006) 083109.
 - 17) T. H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan: *IEEE Trans. Electron Devices* **53** (2006) 3095.
 - 18) T. T. J. Wang, C. L. Chu, I. J. Hsieh, and W. S. Tseng: *Appl. Phys. Lett.* **97** (2010) 143507.
 - 19) C. C. Lin, T. C. Chang, C. H. Tu, W. R. Chen, C. W. Hu, Simon M. Sze, T. Y. Tseng, S. C. Chen, and J. Y. Lin: *Appl. Phys. Lett.* **94** (2009) 062106.
 - 20) H. Lee, Y. S. Kang, P. S. Lee, and J. Y. Lee: *J. Alloys Compd.* **330** (2002) 569.
 - 21) H. B. Michaelson: *J. Appl. Phys.* **48** (1977) 4729.