

High Mobility Bilayer Metal–Oxide Thin Film Transistors Using Titanium-Doped InGaZnO

Hsiao-Hsuan Hsu, Chun-Yen Chang, Chun-Hu Cheng, Shan-Haw Chiou, and Chiung-Hui Huang

Abstract—We report a high performance indium-gallium-zinc oxide (IGZO)/IGZO:Ti bilayer metal–oxide thin-film transistor (TFT) with a low drive voltage of <2 V. Compared with conventional IGZO TFTs, the novel bilayer metal–oxide TFTs through IGZO thickness modulation can reach the lowest off current of 1.6×10^{-11} A, smallest sub-threshold swing of 73 mV/decade, and highest mobility of $63 \text{ cm}^2/\text{Vs}$, which may create the potential application for high resolution display.

Index Terms— TiO_2 , indium–gallium–zinc oxide (IGZO), thin-film transistor (TFT), mobility, gettering.

I. INTRODUCTION

INDIUM-gallium-zinc oxide (IGZO) thin-film transistor (TFT) devices have drawn much attention due to large driving current and low thermal budget. The highly integrated capability at low temperature is especially required for driving high-resolution organic light-emitting-diode (OLED) [1], [2]. Although the high- κ dielectrics were demonstrated for low-temperature TFT fabrication [3]–[9], some critical issues still cannot be overcome including large operating voltage, poor sub-threshold swing and low device mobility that are all critical for high-resolution display application. The low-mobility channel would limit circuitry operating frequencies and corresponding display response time [10] in OLED display.

To address these issues, we fabricated a high performance amorphous metal-oxide TFT using bilayer structure of IGZO/IGZO:Ti. The top IGZO with Titanium (Ti) doping can act as mobility booster to enhance device mobility and also greatly improve transistor switching characteristics. The good transistor characteristics of lowest drive voltage ($V_G - V_T$) of <2 V, smallest sub-threshold swing (SS) of 73 mV/decade and highest field effect mobility (μ_{FE}) of $63 \text{ cm}^2/\text{Vs}$ can be achieved in this novel TFTs with thickness modulation.

II. EXPERIMENTS

The TFT device with bottom gate structure was fabricated on the 200-nm-thick insulating SiO_2 grown on RCA-clean Si

Manuscript received October 26, 2013; revised November 5, 2013; accepted November 6, 2013. Date of publication December 6, 2013; date of current version December 20, 2013. This work was supported by the National Science Council of Taiwan, Republic of China, under Contract NSC 102-2221-E-003-019. The review of this letter was arranged by Editor A. Nathan.

H.-H. Hsu and C.-Y. Chang are with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan.

C.-H. Cheng is with the Department of Mechatronic Technology, National Taiwan Normal University, Taipei 10610, Taiwan (e-mail: chcheng@ntnu.edu.tw).

S.-H. Chiou and C.-H. Huang are with the Material and Chemical Research Laboratory, Industrial Technology Research Institute, Hsinchu 31040, Taiwan.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2013.2290707

substrate. A 35-nm-thick TaN was first deposited by sputtering and patterning as a bottom gate electrode. Subsequently, a 56-nm-thick HfO_2 gate dielectric with large conduction band offset [11] in contact with IGZO was deposited and followed by a 400 °C N_2 annealing. Then the IGZO film with different thickness range from 10~20 nm and 5-nm-thick IGZO:Ti film were deposited under an argon ambient with 30% O_2 mixing and a chamber pressure of 7.6 mTorr at a dc power of 70W. After that, the films stack was annealed at 300 °C in N_2 ambient. The IGZO:Ti film was deposited co-sputtered by IGZO and Ti targets. The IGZO:Ti films was also examined by X-ray photoelectron spectroscopy (XPS). The cation ratio for In/Ga/Zn/Ti was 24/18/12/46. After depositing gate stacks, 280-nm-thick Al was thermally evaporated onto active region to form source and drain contact. The single-layer IGZO TFT was also fabricated with the same process for performance comparison. The bilayer metal-oxide TFTs with channel size of $540 \mu\text{m} \times 40 \mu\text{m}$ were measured using a HP4284A precision LCR meter and a HP4156C semiconductor parameter analyzer.

III. RESULTS AND DISCUSSION

Fig. 1 shows the schematic plot and TEM picture of high- κ HfO_2 TFT using bilayer metal-oxide of IGZO/IGZO:Ti. Here, the IGZO and IGZO:Ti channel layers were examined by X-ray diffraction (XRD), where the diffractograms exhibits amorphous phase. The measured capacitance density in HfO_2 capacitor is $0.27 \mu\text{F}/\text{cm}^2$ at 100 kHz, which gives an acceptable κ value of 17. The high- κ dielectric can lower capacitance equivalent thickness (CET) and operating voltage.

For performance comparison, a single-layer 15-nm-thick IGZO TFT as control sample was also fabricated. The 20-30 TFT devices located near wafer center were measured for each split condition to confirm the device performance and experimental results.

In Fig. 1(b) and Fig. 1(c), the output $I_d - V_d$ and transfer $I_d - V_g$ characteristics measured in control IGZO TFT shows an on/off ratio of 6×10^5 , threshold voltage (V_T) of 1.15V, large SS of 171 mV/decade and low μ_{FE} of $5.1 \text{ cm}^2/\text{Vs}$. The low μ_{FE} and small driving current cannot meet the requirement of active matrix organic light-emitting diode (AMOLED) display, even with low drive voltage ($V_G - V_T$) of <2.5 V. Fig 2(a) and 2(b) are the $I_d - V_d$ and $I_d - V_g$ characteristics of IGZO/IGZO:Ti bilayer metal-oxide TFTs, respectively. Compared to the control single-layer IGZO TFT, the IGZO/IGZO:Ti bilayer metal-oxide TFT shows the on-current (I_{on}) of 1.6×10^{-4} A that is




Fig. 1. (a) Schematic structure and TEM picture of IGZO/IGZO:Ti bilayer metal-oxide TFT device. (b) I_d - V_d and (c) I_d - V_g characteristics of control IGZO TFT device.

100× higher than IGZO TFT. The small SS of 73 mV/decade and V_T of 0.86V are also extracted from I_d - V_g curve, which are lower than 171 mV/decade and 1.15V of control IGZO TFT, respectively. Such small gate swing is supported by a lower drive voltage below 2 V. More importantly, the obtained μ_{FE} of 53 cm²/Vs is 10× higher than control IGZO TFT, which is beneficial to drive a high current OLED device. The improved V_T and SS are attributed to the modification of interface barrier height near source/drain sides due to the passivation of IGZO:Ti, but the effective carrier injection may not contribute such high mobility enhancement. The smaller V_T of 0.86V is also measured. The excellent performance is attributed to the capping effect of thin IGZO:Ti layer. The Ti atom with higher bond enthalpy of Ti-O (672 kJ/mol) [12] is preferred to getter oxygen atom [13] and creates oxygen vacancies in bottom IGZO layer. The channel carrier is mainly dominated by oxygen vacancy in IGZO channel, as seen in




Fig. 2. (a) I_d - V_d and (b) I_d - V_g characteristics of IGZO/IGZO:Ti bilayer metal-oxide TFT devices and control single-layer IGZO TFT. The square root of drain current as a function of gate voltage for threshold voltage extraction by linear extrapolation.

the following equation: $InGaZn-O_x + V_{InGaZn-O_x}^{2+} + 2e^- \rightarrow InGaZn-O_x^*$ [14]–[16]. Here, the $V_{InGaZn-O_x}^{2+}$ represents the oxygen vacancies in IGZO channel that are responsible for carrier concentration.

Furthermore, the top IGZO:Ti layer not only acts as a gettering layer, but also a passivation layer to improve gate leakage. From the comparison of channel leakage in Fig. 3(a), the bilayer IGZO/IGZO:Ti shows a lower leakage than control IGZO. The low channel leakage at low electric field is favorable to reach a low off current (I_{off}) and high I_{on}/I_{off} ratio. It is worth to note that the channel leakage becomes large at a thicker IGZO channel (inset) that may influence gate control capability. Fig. 3(b) shows I_d - V_g characteristics of IGZO/IGZO:Ti bilayer metal-oxide TFT with different channel thickness of bottom IGZO. The bilayer metal-oxide device further achieves 20× lower I_{off} of 1.6×10^{-11} . A with reducing IGZO thickness from 20 nm to 10 nm. The thicker IGZO channel may contain more oxygen vacancies or defects that result in higher I_{off} (lower V_T) and poor SS [17]. Additionally, a much higher μ_{FE} of 63 cm²/Vs is simultaneously obtained at this scaled channel thickness, which will be greatly helpful for scaling transistor size and improving pixel aperture ratio of high-resolution display. The use of top IGZO:Ti layer and bottom IGZO thickness scaling can provide better gate control capability to maximize charge accumulation under gate biasing and reach high electron mobility. Thus, the top IGZO:Ti capping layer plays a role




Fig. 3. (a) I - V curve of IGZO and IGZO/IGZO:Ti channel layers. (b) I_d - V_g characteristics of IGZO/IGZO:Ti bilayer metal-oxide TFT devices with different thicknesses of bottom IGZO layer.




Fig. 4. Field-effect mobility sub-threshold swing and threshold voltage as a function of IGZO thickness for IGZO/IGZO:Ti bilayer metal-oxide TFT devices.

of mobility booster to improve not only μ_{FE} but also SS and I_{off} .

The I_d - V_g characteristics as a function of IGZO thickness are summarized in Fig. 4. Compared to conventional IGZO TFT with large SS and low μ_{FE} , the bilayer metal-oxide TFT with optimized thickness modulation features the best performance of lowest drive voltage of <2 V, smallest SS of 73 mV/decade, and highest μ_{FE} of 63 cm²/Vs. For a thicker IGZO case (20 nm), the correspondingly smaller driving current at $V_G = 1.5$ V can be ascribed to large off current and poor gate control capability that lead to a slight mobility

degradation. Fortunately, the appropriate IGZO thickness scaling can improve these issues.

IV. CONCLUSION

By integrating a bilayer metal-oxide structure, a high mobility IGZO TFT with low drive voltage was demonstrated. The good device integrity of lowest drive voltage of <2 V, smallest SS of 73 mV/decade and highest μ_{FE} of 63 cm²/Vs can be achieved in bilayer metal-oxide TFT through IGZO thickness modulation.

REFERENCES

- [1] R. Fardel, M. Nagel, F. Nuesch, *et al.*, “Fabrication of organic light-emitting diode pixels by laser-assisted forward transfer,” *Appl. Phys. Lett.*, vol. 91, no. 6, pp. 061103-1–061103-3, Aug. 2007.
- [2] C. D. Muller, A. Falcou, N. Reckefuss, *et al.*, “Multi-colour organic light-emitting displays by solution processing,” *Nature*, vol. 421, no. 6925, pp. 829–833, Feb. 2003.
- [3] C. D. Dimitrakopoulos, S. Purushothaman, J. Kymissis, *et al.*, “Low-voltage organic transistors on plastic comprising high-dielectric constant gate insulators,” *Science*, vol. 283, no. 5403, pp. 822–824, Feb. 1999.
- [4] P. Barquinha, A. M. Vila, G. Goncalves, *et al.*, “Gallium–indium–zinc-oxide-based thin-film transistors: Influence of the source/drain material,” *IEEE Trans. Electron Devices*, vol. 55, no. 4, pp. 954–960, Apr. 2008.
- [5] K. Nomura, H. Ohta, K. Ueda, *et al.*, “Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor,” *Science*, vol. 300, no. 5623, pp. 1269–1272, May 2003.
- [6] A. Suresh, P. Wellenius, and J. F. Muth, “High performance transparent thin film transistors based on indium gallium zinc oxide as the channel material,” in *Proc. IEEE IEDM*, Dec. 2007, pp. 587–590.
- [7] M. J. Yu, Y. H. Yeh, C. C. Cheng, *et al.*, “Amorphous InGaZnO thin-film transistors compatible with roll-to-roll fabrication at room temperature,” *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 47–49, Jan. 2012.
- [8] C. H. Cheng, F. S. Yeh, and A. Chin, “Low-power high-performance non-volatile memory on a flexible substrate with excellent endurance,” *Adv. Mater.*, vol. 23, no. 7, pp. 902–905, Feb. 2011.
- [9] H. H. Hsu, C. Y. Chang, and C. H. Cheng, “A flexible IGZO thin-film transistor with stacked TiO₂-based dielectrics fabricated at room temperature,” *IEEE Electron Device Lett.*, vol. 34, no. 6, pp. 768–770, Jun. 2013.
- [10] S. Ju, J. Li, J. Liu, *et al.*, “Transparent active matrix organic light-emitting diode displays driven by nanowire transistor circuitry,” *Nano Lett.*, vol. 8, no. 4, pp. 997–1004, Dec. 2007.
- [11] H. Cho, E. A. Douglas, B. P. Gila, *et al.*, “Band offsets in HfO₂/InGaZnO₄ heterojunctions,” *Appl. Phys. Lett.*, vol. 100, no. 1, pp. 012105-1–012105-3, Jan. 2012.
- [12] C. H. Cheng, K. I. Chou, and A. Chin, “Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack,” *Microelectron. Eng.*, vol. 109, pp. 35–38, Sep. 2013.
- [13] H. Kim, P. C. McIntyre, C. O. Chui, *et al.*, “Engineering chemically abrupt high- κ metal oxide/silicon interfaces using an oxygen-gettering metal overlayer,” *J. Appl. Phys.*, vol. 96, no. 6, pp. 3467–3472, Sep. 2004.
- [14] M. J. Gadre and T. L. Alford, “Highest transmittance and high-mobility amorphous indium gallium zinc oxide films on flexible substrate by room-temperature deposition and post-deposition anneals,” *Appl. Phys. Lett.*, vol. 99, no. 5, pp. 051901-1–051901-3, Aug. 2011.
- [15] T. Kamiya, K. Nomura, and H. Hosono, “Subgap states, doping and defect formation energies in amorphous oxide semiconductor a-InGaZnO₄ studied by density functional theory,” *Phys. Status Solidi A*, vol. 207, no. 7, pp. 1698–1703, Jan. 2010.
- [16] J. Yao, N. Xu, S. Deng, *et al.*, “Electrical and photosensitive characteristics of a-IGZO TFTs related to oxygen vacancy,” *IEEE Trans. Electron Device*, vol. 58, no. 4, pp. 1121–1126, Apr. 2011.
- [17] D. H. Kim, N. G. Cho, S. H. Han, *et al.*, “Thickness dependence of gate dielectric and active semiconductor on InGaZnO₄ TFT fabricated on plastic substrates,” *Electrochim. Solid-State Lett.*, vol. 11, no. 12, pp. H317–H319, Sep. 2008.