Three–Dimensional Metal Gate–High- κ –GOI CMOSFETs on 1-Poly-6-Metal 0.18 - μ m Si Devices

D. S. Yu, Albert Chin*, Senior Member, IEEE*, C. C. Liao, C. F. Lee, C. F. Cheng, M. F. Li*, Senior Member, IEEE*, Won Jong Yoo*, Senior Member, IEEE*, and S. P. McAlister*, Senior Member, IEEE*

*Abstract—***We demonstrate three-dimensional (3-D) self-aligned [IrO**2**–IrO**2**–Hf]–LaAlO**3**–Ge-on-Insulator (GOI) CMOSFETs** above $0.18 - \mu m$ Si CMOSFETs for the first time. At an equiv**alent oxide thickness of 1.4 nm, the 3-D IrO**2**–LaAlO**3**–GOI p-MOSFETs and IrO**2**–Hf–LaAlO**3**–GOI nMOSFETs show high hole and electron mobilities of 234 and 357 cm**² **Vs respectively,** without depredating the underneath $0.18-\mu m$ Si devices. The **hole mobility is 2.5 times higher than the universal mobility, at 1 MV/cm effective electric field. These promising results are due to the low-temperature GOI device process, which is well-matched to the low thermal budget requirements of 3-D integration. The high-performance GOI devices and simple 3-D integration process, compatible to current very large-scale integration (VLSI) technology, should be useful for future VLSI.**

Index Terms—Ge-on-insulator (GOI), LaAlO₃, metal-gate, **MOSFET, three-dimensional (3-D).**

I. INTRODUCTION

 $\sum_{\text{N}}^{\text{NE of the biggest challenges for very large-scale integration (VLSI) technology is the ac power consumption}$ [[1\]](#page-2-0) caused by the interconnect parasitic capacitance $(C_v^2 f/2)$, which becomes a major limit for VLSI ICs beyond the implementation of metal–gates and high- κ nano-CMOS to solve the dc power in gate leakage [[2\]](#page-2-0). Increasing operational frequency (f) of circuits with denser interconnects makes the ac power consumption even worse. A potential solution is three-dimensional (3-D) integration which can effectively shorten the interconnect distances and therefore reduce the ac power consumption. Such 3-D integration can also provide a way to increase the IC density [[3\]](#page-2-0) (equivalent to scaling down) once the quantum–mechanical scaling barrier is reached. However, the technology challenges are how to realize 3-D ICs [[4\]](#page-2-0)–[\[6](#page-2-0)]

Manuscript received November 3, 2004; revised December 1, 2004. This work was supported in part by NRC-Canada and NSC, Taiwan, R.O.C., under Grant 93-2215-E-009-001. The review of this letter was arranged by Editor A. Chatterjee.

D. S. Yu, C. C. Liao, C. F. Lee, and C. F. Cheng are with the Nano Science Technology Center, Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

A. Chin is with the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260, on leave from the Nano Science Technology Center, Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail albert_achin@hotmail.com).

M. F. Li and W. J. Yoo are with the Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260.

S. P. McAlister is with the National Research Council of Canada, Ottawa, ON K4C 1B6, Canada

Digital Object Identifier 10.1109/LED.2004.841861

Fig. 1. (a) Schematic the structure of GOI CMOS and (b) the surface profiles of the fabricated wafer, before and after GOI bonding. The thickness is 300 μ m for Si substrate and 1.6 μ m for Ge thin body. The gate length is 0.18- μ m for lower layer Si MOSFETs and $10-\mu$ m for top layer GOI MOSFETs.

with a low thermal budget and small impact on lower multiple interconnect and CMOSFET layers. Using the inherent low-temperature process of the Ge-on-insulator (GOI) tech-nology [\[7](#page-2-0)]–[[13\]](#page-2-0), we have integrated self-aligned $IrO₂-IrO₂$ –Hf dual-gated–LaAlO₃–GOI CMOSFETs on 1-Poly-6-Metal (1P6M) $0.18 - \mu m$ Si devices. The process yields GOI CMOS-FETs with high hole and electron mobilities, without degrading the underlying Si devices. This approach is promising for future high-performance VLSI ICs.

II. EXPERIMENTAL DETAILS

The self-aligned 3-D GOI CMOSFETs were formed by depositing 200-nm plasma-enhanced chemical vapor deposition oxide on both H⁺-implanted Ge $(5 \times 10^{16} \text{ cm}^{-2})$ dose at 200

Fig. 2. (a) I_d - V_d and (b) the I_d - V_g characteristics of lower layer Si 0.18- μ m MOSFETs, before and after GOI bonding.

KeV) and 1P6M 0.18- μ m MOSFETs wafers, O₂ plasma-enhanced bonding, a 300 $\mathrm{^{\circ}C}$ "smart cut," 400 $\mathrm{^{\circ}C}$ annealing for 0.5 h, and then slight polishing [\[7](#page-2-0)]–[\[9](#page-2-0)], [\[12](#page-2-0)], [\[13](#page-2-0)]. Both (100) and (110) n-Ge and (100) p-Ge substrates were used for the 3-D GOI. The $LaAlO₃$ gate dielectric was deposited by PVD from a LaAlO₃ source ($\kappa = 25.1$) followed by 400 °C oxidation [\[12](#page-2-0)], [\[13](#page-2-0)]. Then a 150-nm IrO₂ or 150-nm IrO₂-15-nm Hf gate was deposited on the $LaAlO₃$ by PVD for the p- or nMOSFETs, respectively. Low work-function Hf was used for nMOSFETs, similar to fully silicided NiSi: $Hf-Al₂O₃$ devices [[12\]](#page-2-0), [[13\]](#page-2-0). The $IrO₂-LaAlO₃ p-MOSFETs$ or $IrO₂-Hf–LaAlO₃ nMOSFETs$ was formed by self- aligned 25 keV boron or 35 keV phosphorus implantation, followed by a 500 $\rm{^{\circ}C}$ rapid thermal annealing (RTA) .

III. RESULTS AND DISCUSSION

Fig. 1 shows the schematic the structure of GOI CMOS. Because the top metal (M6) was 2 μ m thick and not planarized, the GOI can only be formed on the selective area above the metal pads. This is evident from the surface profile shown in Fig. 1(b), where there is no Ge beyond the metal pads. The measured Ge thickness of 1.6- μ m is close to that of our previous reports [\[12](#page-2-0)], [\[13](#page-2-0)].

It is important to characterize the effect of the GOI processing on the lower layer of Si devices. Fig. 2(a) and (b) shows the I_d - V_d and I_d - V_g characteristics of the lower Si MOSFETs. We have used additional metal contact area, outside the top GOI transistor, to connect the lower layer Si CMOSFETs.

Fig. 3. (a) I_d - V_d and (b) the I_d - V_g characteristics for the top layer [IrO₂-IrO₂-Hf]–LaAlO₃–GOI CMOSFETs. The gate length was 10- μ m.

Further developing the more dense contact, similar to a VLSI backend interconnect, is under development. The 500 °C RTA thermal budget for ion implantation of the self-aligned $[IrO₂-IrO₂-Hf]-LaAlO₃-GOI CMOSFETs did not result in$ any significant degradation of the subthreshold swing (~ 80 mV/decade) and I_{off} (5 × 10⁻¹¹ A/ μ m) in underneath 0.18- μ m Si MOSFETs. Besides, the thermal budget used here is even lower than that of 10-nm MOSFETs [\[2](#page-2-0)] and suitable for further 3-D integration with ultrasmall devices. The thermal budget constrain also makes the 3-D integration of Si-on-insulator (SOI) over interconnect and bottom MOSFETs impossible, because of the high RTA temperature (1000 $^{\circ}$ C–1050 $^{\circ}$ C) required for the ion implantation anneal of the top layer SOI CMOSFETs. This will damage the bottom layer silicide junction and interconnects. It is also contrary to the trend toward low thermal budgets for nano-CMOS [\[2](#page-2-0)].

Fig. 3(a) and (b) shows I_d - V_d characteristics for a family of $|V_q - V_t|$ values, and I_d - V_q of 3-D LaAlO₃-GOI CMOSFETs with metal-like IrO₂-Hf and IrO₂ dual gates. An EOT of 1.4-nm was obtained from the $C-V$ measurements. To the best of our knowledge these good results are the first demonstration of 3-D integration, using a process compatible with current VLSI technology, which does not degrade the lower layer MOSFETs. The (110) p-MOSFETs had higher drive current than the (100) devices – such hole mobility enhancement has been reported in the literature [\[14](#page-2-0)].

Fig. 4. Electron and hole mobilities of $IrO₂-Hf-LaAlO₃-GOI$ nMOSFETs and $IrO₂ - LaAlO₃ - GOI$ p-MOSFETs.

The $IrO₂-Hf-LaAlO₃-GOI$ nMOSFETs have a peak electron mobility of 357 cm²/Vs and values close to universal electron mobility at higher E_{eff} (Fig. 4). Peak hole mobilities of 181 and 234 cm²/Vs were measured for the $IrO₂$ -LaAlO₃-GOI p-MOSFETs on (100) and (110) substrates, respectively. These hole mobilities are higher than universal mobility values. The 136 and 156 cm²/Vs values at E_{eff} of 1 MV/cm are 2.2- and 2.5-times higher than that of the universal hole mobility. Such mobility enhancement reflects the smaller Ge effective mass than Si [11].

IV. CONCLUSION

We have fabricated the $[IrO₂-IrO₂-Hf]-LaAlO₃-GOI$ CMOSFETs on 1P6M 0.18 - μ m Si devices. At the 1.4-nm EOT, the peak electron and hole mobilities are 357 and 234 cm²/Vs, the hole mobility being 2.5 times higher than the universal mobility at 1 MV/cm E_{eff} . These high mobility self-aligned 3-D metal-gate/high- κ -GOI devices and their successful 3-D integration are promising for future VLSI.

REFERENCES

[1] B. P. Shieh, L. C. Bassman, D.-K. Kim, K. C. Saraswat, M. D. Deal, J. P. McVittie, R. S. List, S. Nag, and L. Ting, "Integration and reliability issues for low capacitance air-gap interconnect structures," in *Proc. IITC*, 1998, pp. 125–127.

- [2] N. Yasutake, K. Ohuchi, M. Fujiwara, K. Adachi, A. Hokazono, K. Kojima, N. Aoki, H. Suto, T. Watanabe, T. Morooka, H. Mizuno, S. Magoshi, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, M. Ohmura, K. Miyano, H. Yamada, H. Tomita, D. Matsushita, K. Muraoka, S. Inaba, M. Takayanagi, K. Ishimaru, and H. Ishiuchi, "A hp22 nm node low operating power (LOP) technology with sub10 nm gate length planar bulk CMOS devices," in *Symp. VLSI Tech. Dig.*, 2004, pp. 84–85.
- [3] A. J. Walker, S. Nallamothu, E.-H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, "3-D TFT-SONOS memory cell for ultra-high density file storage applications," in *Symp. VSLI Tech. Dig.*, 2003, pp. 29–30.
- [4] M. Ohkura, K. Kusukawa, and H. Sunami, "Beam-induced seeded lateral epitaxy with suppressed impurity diffusion for a three-dimensional DRAM cell fabrication," *IEEE Trans. Electron Devices*, vol. 36, no. 3, pp. 333–339, Mar. 1989.
- [5] J. A. Friedrich and G. W. Neudeck, "Interface characterization of silicon epitaxial lateral growth over existing $SiO₂$ for three-dimensional CMOS structures," *IEEE Electron Device Lett.*, vol. 10, no. 3, pp. 144–146, Mar. 1989.
- [6] X. Lei, C. C. Liu, and S. Tiwari, "Multi-layers with buried structures (MLBS): An approach to three-dimensional integration," in *Proc. IEEE SOI Conf.*, 2001, pp. 117–118.
- [7] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, "Very low defects and high performance Ge-on-Insulator p-MOSFETs with Al₂O₃ gate dielectrics," in Symp. *VLSI Tech. Dig.*, 2003, pp. 119–120.
- [8] C. H. Huang, D. S. Yu, A. Chin, W. J. Chen, C. X. Zhu, M.-F Li, B. J. Cho, and D. L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO₂-Si and Al₂O₃-Ge-on-Insulator MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 319–322.
- [9] D. S. Yu, C. H. Wu, C. H. Huang, A. Chin, W. J. Chen, C. Zhu, M.-F. Li, and D.-L. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO₂ n- and p-MOSFETs," IEEE Electron Device Lett., vol. 24, no. 11, pp. 739–741, Nov. 2003.
- [10] A. Khakifirooz and A. Antoniadis, "On the electron mobility in ultrathin SOI and GOI," *IEEE Electron Device Lett.*, vol. 25, pp. 80–82, 2004.
- [11] T. Tezuka, S. Nakaharai, Y. Moriyama, N. Sugiyama, and S.-I. Takagi, "Selectively-formed high mobility SiGe-on-Insualtor p-MOSFETs with Ge-rich strained surface channels using local condensation technique,' in *Symp. VLSI Tech. Dig.*, 2004, pp. 198–199.
- [12] D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D.-L. Kwong, "Fully silicided NiSi:Hf-LaAlO₃-Smart-Cut-Ge-on-Insulator nMOSFETs with high electron mobility," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 559–561, Aug. 2004.
- [13] D. S. Yu, A. Chin, B. F. Hung, W. J. Chen, C. X. Zhu, M.-F. Li, S. Y. Zhu, and D. L. Kwong, "Low workfunction fully silicided gate on $SiO₂-Si$ and LaAlO₃-GOI nMOSFETs," in *Proc. 62nd Device Research Conf.*, 2004, pp. 21–22.
- [14] T. Mizuno, N. Sugiyama, T. Tezuka, Y. Moriyama, S. Nakaharai, and S. Takagi, "(110)-surface strained-SOI CMOS devices with higher carrier mobility," in *Symp. VLSI Tech. Dig.*, 2003, pp. 97–98.