Digital Tanlock Loop for Tracking $\pi/4$ -DQPSK Signals in Digital Cellular Radio

Che-Ho Wei, Senior Member, IEEE, and Wen-Jiang Chen

Abstract— A digital tanlock loop (DTL) is a nonuniform-sampling digital phase-locked loop (DPLL) whose phase error detector, using the $\tan^{-1}[\cdot]$ function with in-phase and quadrature samples of incoming signal, has a linear characteristic with a period of 2π . In this paper, we study the application of an N-phase DTL in digital cellular radio with $\pi/4\text{-DQPSK}$ modulation. The performance degradation due to fading effect is investigated in terms of bit error rate and steady state phase error variance by computer simulation. It is shown that, in the digital cellular radio system, the performances on both bit error rate and phase error variance using DTL are far better than that using the traditional digital N-phase I-Q loop.

I. INTRODUCTION

NINCE THE early 1970's, a variety of digital phase-locked Since the carry 1770 s, a same proposed and analyzed [1]. A continuous wave (CW) DPLL that tracks the positivegoing zero crossings of the incoming signal and results in nonuniform sampling was first introduced by Gill and Gupta [2], [3]. The behavior of this DPLL is characterized by a sinusoidal nonlinear difference equation in the phase error process. Recently, a new type of nonuniform-sampling DPLL, called the digital tanlock loop (DTL), as shown in Fig. 1, was introduced by Lee and Un [4]. The main feature of this loop is that the phase error detector has a $tan^{-1}[\cdot]$ function and, therefore, has a linear characteristic in the modulo- 2π sense. Accordingly, the DTL can be characterized by a linear difference equation, thereby making it possible to analyze the system easily without approximation of nonlinearity. It has several attractive features in comparison to the conventional DPLL's with sinusoidal phase characteristics. First, the DTL has wider lock range and less steady state phase error for the first-order loop in the absence of noise. Second, the DTL can be locked independently of initial phase error for some region of parameters. Third, the DTL is insensitive to the variation of the input signal power and, thus, requires no automatic gain control circuits.

An N-phase DTL has been introduced by Kin, Un and Lee [5] for tracking N-ary suppressed-carrier phase-shift keying (PSK) signal. The N-phase DTL is also characterized by linear difference equation and gives the same advantages over the traditional digital N-phase I-Q loop [1]. Furthermore, with

Manuscript received November 18, 1992; revised February 10, 1993 and July 30, 1993. This work was supported by the National Science Council of Republic of China, under grant NSC81-0404-E009-009.

The authors are with the Institute of Electronics and Center for Telecommunications Research, National Chiao Tung University, Hsinchu, Taiwan, R.O.C. IEEE Log Number 9215553.




Fig. 1. Block diagram of DTL.

the N-phase DTL, we can accomplish demodulation directly on the phases obtained at the phase detector.

In cellular radio over fading channels, the received signal is not only corrupted by the AWGN noise, but also randomly perturbed in both amplitude and phase. The statistical analysis of DPLL in fading channels was first introduced by Varanasi and Gupta [6]. Elnoubi and Gupta [7] studied the performance of a first-order DPLL in mobile radio channels by solving the Chapman-Kolmogorov (C-K) equation and obtained the probability density function (pdf) of the steady-state phase error.

In this paper, we study the application of the N-phase DTL in digital cellular radio with $\pi/4$ -DQPSK modulation. The performance degradation due to the fading effect is investigated in terms of the phase error variance and the bit error probability by computer simulation. A performance comparison is made between the N-phase DTL and the digital N-phase I-Q loop. In addition, the effect of quantization on the performance of the N-phase DTL is investigated by simulation.

II. THEORETICAL BACKGROUND

A. N-Phase Digital Tanlock Loop

The N-phase DTL [5] that tracks the N-ary suppressed-carrier PSK signal is diagrammed in Fig. 2. It is composed of two samplers, a phase error detector, a loop filter, and a digitally controlled oscillator (DCO). The samplers, controlled by the DCO, nonuniformly sample the in-phase and quadrature components I(t) and Q(t) of the input signal. The phase error detector of the N-phase DTL is composed of a $\tan^{-1}[\cdot]$ function, an N-times multiplier, and a modulo- 2π device. The $\tan^{-1}[\cdot]$ operation can be performed by using a precalculated $\tan^{-1}[\cdot]$ table. As a result of using the $\tan^{-1}[\cdot]$ function, the characteristic of the phase error detector is linear in the




Fig. 2. Block diagram of the N-phase DTL $(F[x] = -\pi + [(x+\pi) \bmod 2\pi])$.

modulo- $2\pi/N$ sense. The N-times multiplier and the modulo- 2π device are used to eliminate modulation from the N-ary PSK signal.

The behavior of the loop depends largely upon the transfer function of the digital loop filter D(z). For a second-order loop filter, the transfer function is given by $D(z) = G_1 + \frac{G_2}{1-z-1}$ where G_1 and G_2 are positive constants. The output of the digital loop filter provides a control signal c(k) to the DCO for the next sampling operation. In the system considered here, the DCO provides the same sampling time to the two samplers. The time interval between the k-th and (k+1)-th sampling instants is controlled by the phase detector output of the k-th sampling time passing through the digital loop filter.

The in-phase and quadrature components of the mixed-down and bandpass-filtered N-ary signal at the input of the DTL, I(t) and Q(t), can be written as

$$I(t) = a(t)\cos\left[\omega_0 t + \Phi(t) + \theta_i(t) + \theta_{\rm ch}(t)\right] + w(t) \quad (1)$$

$$Q(t) = a(t)\sin\left[\omega_0 t + \Phi(t) + \theta_i(t) + \theta_{\rm ch}(t)\right] + \widehat{w}(t) \quad (2)$$

where

$$w(t) = \sqrt{2}[N_c(t)\cos(\omega_0 t + \theta_i(t)) - N_s(t)\sin(\omega_0 t + \theta_i(t))]$$
(3)

and a(t) and $\theta_{\rm ch}(t)$ denote, respectively, the amplitude and the phase random processes due to the fading channel. Also, $\theta_i(t) (\equiv \theta_0 + \Delta \omega \cdot t)$, denotes an arbitrary constant phase θ_0 plus a phase deviation due to the frequency offset $\Delta \omega$ from ω_0 . $N_c(t)$ and $N_s(t)$ represent the quadrature components of the bandlimited white Gaussian noise w(t) with one-sided power spectral density N_o . The function $\widehat{w}(t)$ denotes the noise process obtained by 90-degree phase-shifting the bandlimited noise w(t). Also, $\Phi(t)$ denotes a modulating data phase for nonreturn-to-zero coding, that is,

$$\Phi(t) = \sum_{k=-\infty}^{\infty} \Phi_k \cdot \left[u(t - kT_s) - u(t - (k-1)T_s) \right]$$
 (4)

where u(t) is a unit-step function and T_S is the symbol period. For $\pi/4$ -DQPSK modulation, Φ_k is the information-bearing phase having a value of $2n\pi/N$ $(n=0,\pm 1,\pm 2,\pm 3,\,\pm 4)$ during the k-th symbol interval and N is equal to 8 [8], [9].

The sampling interval $\tau(k)$ of the DCO is controlled by the output c(k-1) of the digital loop filter at the sampling instant

t(k-1), and is given by

$$\tau(k) \equiv t(k) - t(k-1) = T - c(k-1) \tag{5}$$

where $T \equiv \frac{2\pi m}{8\omega_0} = \frac{m}{8f_0}$ is the nominal sampling period of the DCO and m is a design parameter to give options in choosing the sampling period.

Assuming that t(0) = 0, we have

$$t(k) = kT - \sum_{j=0}^{k-1} c(j).$$
 (6)

Now, considering the case of m/N being an integer, the values of I(t) and Q(t) sampled at the k-th sampling instant t(k) may be written, respectively, as

$$I(k) = a(k)\cos\left[\phi(k) + \Phi_k\right] + w(k) \tag{7}$$

$$Q(k) = a(k)\sin\left[\phi(k) + \Phi_k\right] + \widehat{w}(k) \tag{8}$$

where the phase error $\phi(k)$ of the N-phase DTL is defined as

$$\phi(k) = \theta_i(k) + \theta_{\rm ch}(k) - \omega_0 \sum_{j=0}^{k-1} c(j).$$
 (9)

Then, the phase detector output e(k) is given by

$$e(k) = F[8 \cdot z(k)] \tag{10}$$

where $F[\cdot]$ represents the function of modulo- 2π operation, i.e.,

$$F(x) \equiv -\pi + [(x + \pi) \text{ modulo } 2\pi]$$
 (11)

and

$$z(k) = \tan^{-1}\left(\frac{Q(k)}{I(k)}\right). \tag{12}$$

B. Digital N-Phase I-O Loop

The block diagram of the digital N-phase I-Q loop is shown in Fig. 3 [1]. In fact, the digital N-phase I-Q loop is a modified version of the conventional DPLL for tracking Nary PSK signals. One may note that the structure of the digital N-phase I-Q loop is similar to that of the N-phase DTL, except the phase error detector. The phase error detector of the digital N-phase I-Q loop contains a $2^{-(\frac{N}{2}-1)} \cdot \operatorname{Im}[I(k) +$ jQ(k)^N operation. This operation involves a complex number multiplication of order N that is used to eliminate modulation from the N-ary PSK signal. As a result of using the $2^{-(\frac{N}{2}-1)}$. $Im[I(k) + jQ(k)]^N$ function, the characteristic of the phase error detector is nonlinear in the modulo- $2\pi/N$ sense, and thus, makes it difficult to analyze the loop exactly. Besides, the use of a complex number multiplier of order N also makes the hardware implementation complex and difficult compared to the N-phase DTL. Also, the data phase can not be extracted directly from the loop, as the case of the N-phase DTL, but must perform the $\tan^{-1}[\cdot]$ operation first on the in-phase




Fig. 3. Block diagram of the N-phase I-Q loop.




Fig. 4. Block diagram of digital cellular radio system.

and quadrature components of the samplers outputs. Thus, the demodulation is more complex than the N-phase DTL.

The in-phase and quadrature components of the input signal at the k-th sampling interval are also given by (7) and (8). The phase detector output for $\pi/4$ -DQPSK signal can be expressed by

$$e(k) = \frac{1}{8} \text{Im}\{ [I(k) + jQ(k)]^8 \}$$
 (13)

where the phase error $\phi(k)$ is also defined as (9).

III. SIMULATION OF N-PHASE DIGITAL TANLOCK LOOP IN DIGITAL CELLULAR RADIO WITH $\pi/4$ -DQPSK MODULATION

The block diagram of the system simulated is depicted in Fig. 4. In the simulation, the signal and noise specifications are given as:

- Bit rate is 48 kb/s, therefore the symbol rate is 24 ksymbols/s.
- 2) Nominal frequency of the carrier is 4 times the symbol rate, i.e., 96 kHz.
- 3) Bandwidth B of AWGN is 1.2/T and one-sided spectral density $N_0 = 10^{-4}$ [w/Hz].
- 4) Doppler frequency shift is 30 Hz.

A. Fading Channels

The signal passing through the fading channel in the absence of additive white Gaussian noise can be represented as

$$R(t) = a(t)\sin\left[\omega_1 t + \theta_{\rm ch}(t) + \theta_i(t) + \Phi(t)\right]$$
 (14)

with

$$a(t) = \sqrt{[A + x_I(t)]^2 + x_Q^2}$$

$$\theta_{ch}(t) = \tan^{-1} \left[\frac{x_Q(t)}{A + x_I(t)} \right]$$

where ω_1 is the carrier frequency, and x_I and x_Q are referred to as the in-phase and quadrature components, which are




Fig. 5. Model of $\pi/4$ -DQPSK modulator.

assumed to be zero-mean, independent, stationary Gaussian random processes. Note that $\omega_0 \equiv \omega_1 - \omega_{\rm LO}$, where $\omega_{\rm LO}$ is the local oscillator output frequency.

When A is nonzero, the channel is a Rician fading channel. The average power of the received signal R(t) corresponding to the specular component is A^2 [watts] and the power in each of the x_I and x_Q component is denoted by σ_F^2 . The fading parameter is defined as the ratio of the average specular power to the fading power

$$D_M \equiv \frac{A^2}{2\sigma_F^2}. (15)$$

When A=0, the channel is denoted as a Rayleigh fading channel. In practice, when D_M is very small (less than 0.01), the channel can be treated as a Rayleigh channel. When D_M is large (say 0.1–100), the channel can be treated as a Rician channel. When $D_M>100$, the channel is essentially a nonfading channel.

B. Modulation

The block diagram of the modulator for the $\pi/4$ -DQPSK signal is shown in Fig. 5. Let $\tilde{I}(t)$ and $\tilde{Q}(t)$ denote the unfiltered rectangular pulse of in-phase and quadrature channels, respectively. The signal levels \tilde{I}_k and \tilde{Q}_k , which denote the pulse amplitude of $\tilde{I}(t)$ and $\tilde{Q}(t)$ for $kT \leq t < (k+1)T$, are determined by the previous signal levels and the current information symbol denoted by the phase shift Φ_k . The phase shift Φ_k is determined by the transmitted dibit as shown in Table I. The relation between Φ_k and the transmitted dibit can be expressed as [9]

$$\tilde{I}_k = \tilde{I}_{k-1}\cos\Phi_k - \tilde{Q}_{k-1}\sin\Phi_k \tag{16a}$$

$$\tilde{Q}_k = \tilde{I}_{k-1} \sin \Phi_k + \tilde{Q}_{k-1} \cos \Phi_k. \tag{16b}$$

The transmitted phase falls into one of two sets of QPSK in turn. Between two successive symbol periods, the possible phase shifts can only be $\pm \pi/4$ and $\pm 3\pi/4$.

C. Demodulation

Since the data phase Φ_k is extracted from the phase detector output of the N-phase DTL directly, demodulation can be accomplished easily. After the obtained data phase Φ_k having been detected as one of the possible values $\pm \frac{2n\pi}{8}(n=1)$

TABLE I RELATION BETWEEN INFORMATION DIBITS AND Φ DURING EACH SYMBOL INTERVAL

Information	Φ
11	π/4
01	3π/4
00	-3π/4
10	-π/4

0,1,2,3,4), the transmitted information phase can be determined by the difference of the current value and previous one, i.e., $\Phi_k - \Phi_{k-1}$. Under the noiseless condition, it can only be $\pm \pi/4$ or $\pm 3\pi/4$. Thus, the transmitted dibits are decided according to the same mapping rule as Table I and the demodulation process is completed.

IV. SIMULATION RESULTS AND DISCUSSION

In this section, we give the simulation results and discuss several aspects regarding the N-phase DTL and make a performance comparison between the N-phase DTL and the digital N-phase I-Q loop. The sampling operation of the N-phase DTL is controlled directly by the DCO. The nominal sampling frequency f_n is defined as the inverse of the nominal sampling period T

$$f_n \equiv \frac{1}{T} = \frac{Nf_0}{m}.\tag{17}$$

A. Finite Wordlength Effects of the N-Phase DTL Implementation

We can consider two kinds of wordlengths in implementing the N-phase DTL: the wordlength N_1 of the A/D converter output after the sample-and-hold circuit, and the wordlength N_2 of phase z(k) and e(k).

The wordlength N_1 of the A/D converter output directly affects the memory size of the table which is used for performing the $\tan^{-1}[\cdot]$ operation. If we use one bit of N_1 as a sign bit, the memory size of the $\tan^{-1}[\cdot]$ operation required becomes about $2^{N_1-1} \cdot N_2$ b, since the output z_k of the $\tan^{-1}[\cdot]$ operation is represented by N_2 b.

In Table II, we show the variance and standard deviation of e(k) obtained from computer simulation in the Rayleigh fading channel for various wordlengths. The ratio of average symbol energy to AWGN mean power, E_b/N_0 used in this simulation have been chosen arbitrarily. In the simulation, we used the same wordlength for N_1 and N_2 . The first row in the table shows the simulation result for the case of infinite precision. This simulation result suggests a guideline for hardware design of an N-phase DTL.

B. Hardware Implementation Consideration

The functional block diagram of the N-phase DTL is shown in Fig. 6 [1], [12]. The phase error detector is composed of

TABLE II

VARIANCE AND STANDARD DEVIATION OF e_k as a Function of Word Length

word length (bit)	variance of ek	stardand deviation of ek
•	0.01698	0.13031
16	0.13212	0.36348
12	0.13305	0.36476
10	0.13351	0.36539
8	0.15066	0.38815
6	0.26633	0.51607
4	0.82360	0.90684




Fig. 6. Functional block diagram of the N-phase DTL for $\pi/4$ -DQPSK signal.

a $\tan^{-1}[\cdot]$ function, an N-times multiplier, and a modulo- 2π device. The $\tan^{-1}[\cdot]$ operation can be implemented by an ROM using table lookup method. The N-multiplication function can be implemented by a 3-b shifter since N is 2^3 for $\pi/4$ -DQPSK signal, while the digital N-phase I-Q loop requires a complex number multiplier of order N. For large N, the use of a complex number multiplier would be difficult due to the finite wordlength effect.

C. Performance of N-Phase DTL in Fading Channels

Here we discuss the performance of the N-phase DTL in the Rayleigh fading and Rician fading channels, and compare it with the digital N-phase I-Q loop, in terms of phase error variance and bit error probability.

 Phase Error Variance: The phase error variances of the N-phase DTL and the digital N-phase I-Q loop are calculated by

$$\sigma_{\phi}^{2} = E\{\phi^{2}(k)\} - [E\{\phi(k)\}]^{2}$$
 (18)

where $E\{\cdot\}$ denotes the expectation value of a random process, and $\phi(k)$ is the phase error of the loop defined in (9). Fig. 7 shows the simulated phase error variance as a function of E_b/N_o (in dB) in Rician fading channel for D_M of 10, 1, 0.1, and Rayleigh fading channel, respectively. It is found that the N-phase DTL has a better performance than the digital N-phase I-Q loop for having the less phase error variance. It is also seen




Fig. 7. (a) Variance of e_k for the N-phase DTL in the fading channel. (b) Variance of e_k for the N-phase IQL in the fading channel.

Fig. 8. (a) BER for the N-phase DTL in the fading channel. (b) BER for the N-phase IQL in the fading channel.

from Fig. 7 that, as the effect of the fading increases, the difference between the N-phase DTL and the digital N-phase I-Q loop becomes more significant.

2) Bit Error Probability: The simulation results of the bit error probability of the N-phase DTL and the digital Nphase I-Q loop are given in Fig. 8. They are plotted as a function of E_b/N_o (in dB) in Rician fading channel with $D_{-}M$ equal to 10, 1, 0.1, and Rayleigh fading channel, respectively. It can be seen from the figures that the bit error rate of the N-phase DTL is much smaller than that of the digital N-phase I-Q loop. When the effect of fading increases, the bit error rate of the Nphase DTL increases sharply. This results mainly from the fact that the digital N-phase I-Q loop is affected by variation of signal power. The effect of fading on the amplitude of the incoming signal severely affects the loop tracking performance. For $\pi/4$ -DOPSK signals, the phase detector of the digital N-phase I-Q loop is a complex multiplier of order 8. This further worsens the loop performance when the fading effect is severe. While the N-phase DTL is less affected by the signal power, thus have much better BER performance.

V. CONCLUSION

In this paper, the applications of the N-phase DTL and the digital N-phase I-Q loop in digital cellular radio with $\pi/4$ -DQPSK modulation have been studied. The main feature of the

N-phase DTL is that the phase error has linear characteristics in the modulo- $2\pi/N$ sense as a result of using a new type of phase detector.

The performances of the N-phase DTL and the digital Nphase I-Q loop have been analyzed in detail. Also, the effect of finite wordlength on the performance of the N-phase DTL has been investigated by computer simulation. In addition, the performance of the N-phase DTL has been compared to that of the digital N-phase I-Q loop. The N-phase DTL has several significant advantages over the digital N-phase I-Q loop. First, for the first-order loop the N-phase DTL has wider locking range and less steady-state phase error. Second, the N-phase DTL is simpler to be implemented. Third, unlike the digital N-phase I-Q loop, we have a simple demodulation scheme with the N-phase DTL. Fourth, we can easily analyze the N-phase DTL without approximating the sinusoidal nonlinearity, as usually done in the case of the digital N-phase I-Q loop. Since the N-phase DTL is not affected by the variation of signal power, its locking conditions are independent of the incoming signal power. Thus, it achieves less phase error variance and smaller bit error probability. These results have been verified by computer simulations.

ACKNOWLEDGMENT

The authors would like to thank the reviewers for their valuable suggestions.

REFERENCES

- W. C. Lindsey and C. M. Chie, "A survey of digital phase-locked loops," Proc. IEEE, vol. 69, pp. 410-431, Apr. 1981.
- [2] G. S. Gill and S. C. Gupta, "First-order discrete phase-locked loop with applications to demodulation of angle-modulated carrier," *IEEE Trans. Commun.*, vol. COM-20, pp. 454-462, June 1972.
 [3] A. Weinberg and B. Liu, "Discrete time analysis of nonuniform sam-
- [3] A. Weinberg and B. Liu, "Discrete time analysis of nonuniform sampling first- and second-order digital phase-locked loops," *IEEE Trans. Commun.*, vol. COM-22, pp. 123-137, Feb. 1974.
 [4] J. C. Lee and C. K. Un, "Performance analysis of digital tanlock loop,"
- [4] J. C. Lee and C. K. Un, "Performance analysis of digital tanlock loop," *IEEE Trans. Commun.*, vol. COM-30, pp. 2398-2411, Oct. 1982.
 [5] H. J. Kin, C. K. Un and J. C. Lee, "The N-phase digital tanlock loop for
- [5] H. J. Kin, C. K. Un and J. C. Lee, "The N-phase digital tanlock loop for tracking suppressed-carrier N-ary PSK signals," *IEEE Trans. Commun.*, vol. COM-33, pp. 904–909. Sept. 1985.
- vol. COM-33, pp. 904-909, Sept. 1985.

 [6] S. Varanasi and S. C. Gupta, "Statistical analysis of digital phase-locked loops in fading channels," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-20, pp. 682-693, Nov. 1984.
- [7] S. M. Elnoubi and S. C. Gupta, "Performance of first order digital phase-locked loops in mobile radio channels," *IEEE Trans. Commun.*, vol. COM-33, pp. 450-456, May 1985.
- [8] F. Adachi and K. Ohno, "Postdetection selection diversity reception with correlated, unequal average power Rayleigh fading signals for π/4-shift QDPSK mobile radio," *IEEE Trans. Veh. Technol.*, vol. 41, pp. 199–210, May 1992.
- [9] C.-L. Liu and K. Feher, "Non-coherent π/4-QPSK in an AWGN-CCI combined interference environment," in Proc. IEEE 39th Veh. Technol. Conf., San Francisco, CA, May 1989, pp. 83-94.
- Conf., San Francisco, CA, May 1989, pp. 83-94.
 [10] H. C. Osborne, "Stability analysis of an Nth power digital phase-locked loop-Part I: First-order DPLL," IEEE Trans. Commun., vol. COM-28, pp. 1343-1354, Aug. 1980.
 [11] H. C. Osborne, "Stability analysis of an Nth power digital phase-locked
- [11] H. C. Osborne, "Stability analysis of an Nth power digital phase-locked loop-Part II: Second- and third-order DPLL's," IEEE Trans. Commun., vol. COM-28, pp. 1355-1364, Aug. 1980.
- [12] S. Ono, T. Aoyama, M. Hagiwara and M. Nakagawa, "Implementation of a new type DSP PLL using high performance DSP DSSP-I," in *Proc. IEEE ICASSP'86*, Tokyo, Japan, April 1986, pp. 2195-2198.



Che-Ho Wei (S'73-M'76-M'79-SM'87) was born in Taiwan in 1946. He received the B.S. and M.S. degrees in electronic engineering from National Chiao Tung University (NCTU), Hsinchu, Taiwan, R.O.C., in 1968 and 1970, respectively, and the Ph.D. degree in electrical engineering from the University of Washington, Seattle, in 1976.

From 1976 to 1979, he was an Associate Professor at NCTU, where he is now a Professor in the Department of Electronics Engineering and the Institute of Electronics, From 1979 to 1982, he was

the Engineering Manager of Wang Industrial Company in Taipei, Taiwan. He was the Chairman of the Department of Electronics Engineering of NCTU from 1982 to 1986 and Director of the Institute of Electronics from 1984 to 1989. He was on leave at the Ministry of Education and served as the Director of Advisory Office from September 1990 to July 1992. His research interests include digital communications and signal processing, and related VLSI circuits design.

Dr. Wei was the founding chairman of both the IEEE Circuits and Systems Society and IEEE Communications Society chapters in Taipei. He is the Chairman of IEEE Taipei section, 1993–1994. He received the Outstanding Research Award in 1987–1989 and the Distinguished Research Award in 1990 and 1992 from the National Science Council, Taiwan, R.O.C.



Wen-Jiang Chen was born in Taiwan in 1967. He received the B.S. and M.S. degrees in electronic engineering from National Chiao Tung University, Hsinchu, Taiwan, R.O.C., in 1990 and 1992, respectively.

He is now with Computer and Communication Laboratory, Industrial Technology Research Institute (ITRI) in Hsinchu, Taiwan. His research interests are in the areas of wireless communications and digital signal processing.