

Submicron T-Shaped Gate HEMT Fabrication Using Deep-UV Lithography

E. Y. Chang, *Member, IEEE*, K. C. Lin, *Student Member, IEEE*, E. H. Liu, *Student Member, IEEE*,
C. Y. Chang, *Fellow, IEEE*, T. H. Chen, *Member, IEEE*, and John Chen, *Member, IEEE*

Abstract—A new combination of low/high/low sensitivity trilayer (PMMA/PMIPK/PMMA) resist system was used for deep UV lithography to fabricate submicron T-shaped gate. Gate length as narrow as 0.2 μm is achieved. The GaAs HEMT's with 0.3 μm T-shaped Ti/Pt/Au gate is fabricated using this technology. The HEMT demonstrated a 0.6 dB noise figure and 13 dB associated gain at 10 GHz. This deep UV lithography process provides a high throughput and low cost alternative to E-beam lithography for submicron T-gate fabrication.

I. INTRODUCTION

IN order to fabricate high performance receivers for satellites and other applications, GaAs FET's (field effect transistor) with very low noise figure are needed. To achieve high gain and low noise applications, T-shaped gate with short gate length and low gate resistance are required. In the T-gate structure, the upper wide layer increase the cross-section area of the gate, thus reducing the gate resistance, and the small foot print of the gate reduces the gate capacitance. Electron-beam lithography is the most widely used tool to fabricate the submicron T-gate because the resolution is better than 0.1 μm [1]–[6]. Chao *et al.* demonstrated an improved undercut profile by PMMA (poly methyl methacrylate)/PMMA-PMAA (poly methyl methacrylate-methacrylic acid)/PMMA (poly methyl methacrylate) trilayer system using E-beam lithography. However, the very low throughput and expensive equipment cost are the major disadvantages for the E-beam lithography process. In this paper, we present a new method of manufacturing submicron T-gate using deep UV lithography and PMMA (poly methyl methacrylate)/PMIPK (poly methyl isopropenyl ketone)/PMMA (poly methyl methacrylate) trilayer resists.

Manuscript received March 15, 1994. This work is supported in part by the National Science Council under contracts No. NSC-83-0417-E009-016. The authors would like to thank Hexaware Inc., National Science Council, Taiwan, R.O.C., under the Contract 82-0404-E009-202 and the National Nano Device Laboratory for their support.

E. Y. Chang, E. H. Liu, and C. Y. Chang are with the Institute of Materials Science and Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan, ROC.

K. C. Lin is with the Institute of Electronics, National Chiao-Tung University, Hsin-Chu, Taiwan, ROC.

T. H. Chen and John Chen are with Hexaware Photonic Systems, Inc. Hsinchu Science-based Industrial Park, Hsinchu, Taiwan, ROC.

IEEE Log Number 9403192.

II. EXPERIMENTAL PROCEDURES

This new combination of trilayer resist structure is consisting of 0.3 μm PMMA for the bottom layer (30 cp, 1000 rpm), 0.9 μm PMIPK for the middle layer (170 cp, 5000 rpm), and 0.1 μm PMMA for the top layer (30 cp, 2000 rpm). Deep UV contact aligner with 250 nm light source is used for this study. The masks used are 4 inch masks with pattern size of 0.3 μm and 0.5 μm . All the pattern are exposed by one shot deep UV exposure. The gate metals Ti/Pt/Au are sequentially deposited by e-gun evaporator. Deposition rate is kept at 100 $\text{\AA}/\text{s}$ and the total thickness is about 6000 \AA . The substrate temperature is limited below 100 $^{\circ}\text{C}$ during metal evaporation. The HEMT's (high electron mobility transistor) processed are AlGaAs/InGaAs based pseudomorphic HEMT. The epitaxy materials of the HEMT devices are grown by MBE (molecular-beam epitaxy). The device process includes: wet chemical etch for mesa isolation, electron-beam evaporated AuGeNi for ohmic contacts and Ti/Pt/Au for Schottky gate. The silicon nitride film is used for passivation. The T-shaped resist profiles are formed using the PMMA/PMIPK/PMMA trilayer resists technique using one shot deep-UV exposure ($\sim 1.5 \text{ J}/\text{cm}^2$).

III. RESULTS AND DISCUSSION

We have designed the PMMA/PMIPK/PMMA trilayer combination with the low/high/low sensitivity resists to form the T-shaped cavity. The reason that PMMA/PMIPK/PMMA is chosen instead of PMMA/PMMA-PMAA/PMMA as used in E-beam lithography is because that PMIPK is more sensitive (about five times) to the deep-UV light source than PMMA-PMAA. For an ideal T-shape cavity, the ratio of the dimension of the top opening to the dimension of the bottom opening must keep high and the dimension of the bottom opening must be as small as possible. In the PMMA/PMIPK/PMMA system, the sensitivity of middle layer PMIPK is much higher than PMMA (about 30 times), therefore an improved undercut profile for T-shaped cavity is realized. High dissolution rate developer is selected for developing top layer, while the lower dissolution rate developer is used for developing bottom layer. These resist layers are developed layer by layer in various developers. First, top layer is developed in MIBK, after that the middle PMIPK layer is developed in its developer (MIBK based solution). Finally, the bottom layer is developed in MIBK and IPA mixture (1:3). The top opening determines the gate resistance, and the bottom opening defines the effective



Fig. 1. The PMMA/PMIPK/PMMA trilayer resist profile after developed.





Fig. 2. The 0.2 μm foot-print T-shaped gate on GaAs formed by PMMA/PMIPK/PMMA trilayer resists.


gate length and can be adjusted through different combinations of developers. Because of faster dissolution rate in MIBK solution, the development time must be well-controlled. It is a critical step during the development process. Fig. 1 is the trilayer resist profile after developed in the forementioned solutions. The ratio of the top opening to bottom opening is more than 4 (the ratio of PMMA/PMMA-PMAA/PMMA is about 3). The thickness of the gate after lift-off is limited not only by the thickness of the resists but also by the upper layer resist opening during metal evaporation. Because of high ratio of top layer opening to bottom layer opening as shown in Fig. 1 and high resolution definition on bottom layer, nearly ideal 0.2 μm T-shaped gate (with 0.3 μm mask) on GaAs can be obtained as shown in Fig. 2. The 0.3 μm T-shaped gate GaAs HEMT's are processed using this PMMA/PMIPK/PMMA trilayer resists technology (with 0.5 μm mask). Fig. 3(a) and 3(b) show the electrical characteristics of one of these HEMT's. The maximum transconductance and cut-off frequency are 408 mS/mm and 23 GHz, respectively. The minimum noise figure is 0.6 dB at 10 GHz and the associated gain at this frequency is 13 dB. The transconductance deviation within twelve percent are obtained across the 3 inch wafers and the yield of the wafers is over 80% using this technique. Four 3 inch wafers are processed using the same mask and process and show the similar gate profile and electrical results.

IV. CONCLUSION

A 0.2 μm foot print of the T-shaped gate is realized by using PMMA/PMIPK/PMMA trilayer resists and one shot deep-UV lithography. The GaAs HEMT's with 0.3 μm T-shaped Ti/Pt/Au gate are fabricated using this trilayer process. This HEMT's show well-controlled profile and excellent electrical properties (noise figure is 0.6 dB and associated gain is 13 dB at 10 GHz). The yield of these wafers is about 80%. Four



(a)



(b)

Fig. 3. (a)/(b) The output characteristics of the HEMT devices with 0.3 μm gate length.

3 inch wafers are processed which showed similar electrical results and yield. This trilayer resists is more reproducible and controllable than PMMA/PMMA-PMAA/PMMA trilayer

resists using deep UV lithography. This process is simple and reproducible and provides a high throughput and low cost alternative to conventional E-beam lithography.

ACKNOWLEDGMENT

The authors would like to thank the National Nano Device Laboratory.

REFERENCES

- [1] E. Lopez, A. Marten, A. Forchel, J. L. Caceres, H. Nickel, and W. Schlapp, "Fabrication of high aspect ratio symmetric and asymmetric T-shaped gates for high frequency pseudomorphic HEMT's," *Microelectronic Eng.*, vol. 11, pp. 105–108, 1990.
- [2] W. J. Jones, S. K. Ageno, and T. Y. Sato, "Very low-noise HEMT's using a 0.2 μm T-gate," *Electron. Lett.*, vol. 23, no. 16, pp. 844–845, 1987.
- [3] B. Wolfstodter, A. Colquhoun, and K. Wegenger, "Electron beam lithography of 100 nm T-gates for GaAs MESFET's," *Microelectronic Eng.*, vol. 11, pp. 117–120, 1990.
- [4] A. Chisholm, S. Sainson, M. Feuillade, and A. Clei, "0.15 μm E-beam T-shaped gates for GaAs FET's," *Microelectronic Eng.*, vol. 11, pp. 97–100, 1990.
- [5] P. C. Chao, Phillip M. Smith, Susan, C. Palmateer, and James C. M. Hwang, "Electron-beam fabrication of GaAs low-noise MESFET's using a new trilayer resist technique," *IEEE Transactions on Electron Device*, vol. 32, no. 6, pp. 1042–1046, 1985.
- [6] K. Hosogi, N. Nakano, H. Minami, T. Katoh, K. Nishitani, and M. Otsubo, "Photo/EB hybrid exposure process for T-shaped gate superlow-noise HEMT's," *Electron. Lett.*, vol. 27, no. 22, pp. 2011–2012, 1991.