

A Wide Load Range and High Efficiency Switched-Capacitor DC-DC Converter With Pseudo-Clock Controlled Load-dependent Frequency

Wei-Chung Chen, *Student Member, IEEE*, Da-Long Ming, Yi-Ping Su, Yu-Huei Lee, and Ke-Horng Chen, *Senior Member, IEEE*

Abstract—A high efficiency 3.3 V-to-1 V switched-capacitor (SC) step-down DC-DC converter with load-dependent frequency control (LFC) and deep-green mode (DGM) operation is proposed for system-on-a-chip (SoC) application. According to output loading current, the LFC technique can immediately and dynamically adjust the switching frequency through the use of pseudo-clock generator (PCG) and lead-lag detector (LLD) circuit to obtain high power conversion efficiency and small output voltage ripple over a wide loading current range. Therefore, adequate loading current supplying function and output voltage regulation can be guaranteed. Moreover, the DGM operation, similar to pulse skipping mode, can mask the switching clock to reduce power loss at ultra-light loads for further improving power efficiency. The test chip fabricated in 55 nm CMOS process demonstrates that the proposed fast transient converter can deliver wide load range from 10 mA to 250 mA with two small flying capacitors ($C_{F1}, C_{F2} = 0.1 \mu\text{F}$) and one output capacitor ($C_{OUT} = 1 \mu\text{F}$). The peak conversion efficiency is 89% compared to the ideal value of 91% ($3 * V_{OUT}/V_{IN}$). In other words, the peak normalized efficiency is equal to 98%. The overall normalized efficiency is always kept higher than 90% while the output voltage ripple is guaranteed smaller than 30 mV.

Index Terms—Deep-green mode (DGM), lead-lag detector (LLD), load-dependent frequency control (LFC), pseudo-clock generator (PCG), switched-capacitor (SC), system-on-a-chip (SoC).

I. INTRODUCTION

IN RECENT years, power management units are widely used in portable devices such as smart phones, notebooks, PDAs, cameras, etc. The characteristic of high power conversion efficiency and fully integration in system-on-chip (SoC) for a compact size is the main design goal in power management module. To provide the supply current over a wide load range, the inductor-based switching DC-DC converter is commonly used in SoC applications [1]. However, due to large occupation of print-circuit-board (PCB) area and high cost resulted from the usage of inductor, it is hard to further reduce the size of power management module especially for SoC system applications. Furthermore, electromagnetic interference (EMI), which is easily derived when using the magnetic components, often becomes the thorny issue in the SoC applications.

SC DC-DC converter has the features of small size, simple control scheme, and the moderate power conversion efficiency

Manuscript received March 18, 2013; revised May 30, 2013; accepted August 10, 2013. Date of publication October 28, 2013; date of current version February 21, 2014. This paper was recommended by Associate Editor S. Chattopadhyay.

The authors are with the Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSI.2013.2284182




Fig. 1. Illustration of the power management in SoC applications.

[2]–[6]. Fig. 1 shows the SoC application with power management unit. Owing to the advantages of small size and low cost in SC DC-DC converter, the capacitor-based switching converter is a good candidate of power management compared to the inductor-based power management. Both step-down and step-up operations can be realized through the combination of different energy delivery paths along with the distinct connections of the flying capacitors [7]–[9]. In addition, to achieve the supply function in SoC applications, the closed-loop operation of the SC DC-DC converter must be activated to derive a well-regulated output voltage [10], [11]. To replace conventional inductor-based switching regulator by the SC converter, the driving capability and power conversion efficiency are important design issues because the power supplies are necessary to provide the SoC over a wide load range. Many control schemes have been provided to improve the overall efficiency of DC-DC converters [12]–[16]. However, prior arts are realized with large inductors or flying capacitors.

Furthermore, fully integrated SC converter with on-chip flying and output capacitors, which can be the replacement of low-dropout (LDO) regulator in some applications, has limited load current range within several milli-amperes [17]. Besides, on-chip capacitance suffers from serious parasitic capacitances and limited silicon area since the cost for the on-chip capacitance is very high in advanced process. Moreover, if small flying capacitors and output capacitor are used, the operating frequency should be increased to ensure the driving capability. In other words, the disadvantages of on-chip capacitance are large switching loss and low flexibility.

For the designs fabricated in nanometer advanced process, it's necessary to provide core devices a regulated 1 V supply voltage [17], [18]. If the input voltage V_{IN} ranges from 3.3 V–3.6 V and the output voltage V_{OUT} is 1 V, the conversion ratio can be designed as $1/2x$ or $1/3x$ without considering any no-ideal loss. Conventional SC DC-DC architecture is shown in Fig. 2(a) to drive wide loading current range with small flying capacitors at a fixed switching frequency [19]. As illustrated in Fig. 2(b), the output voltage almost loses the regulation at the point A




Fig. 2. (a) Converter SC architecture. (b) Output voltage regulation vs. loading current. (c) Efficiency vs. loading current.

because of the insufficient current driving capability at heavy loads if 1/3x conversion ratio is utilized. To achieve high current driving capability and to regulate the output voltage, the controller can change the conversion ratio from 1/3x to 1/2x. That is, the operation point is moved from point A to point B. Although the output voltage remains regulated at heavy loads, the power efficiency will be largely reduced to an unacceptable value because 1/2x conversion ratio suffers much extra power loss compared to the 1/3x operation as illustrated in Fig. 2(c).

Consequently, one alternative way is to increase the switching frequency in the proposed design for supplying large output power and maintaining output regulation. As illustrated in Fig.




Fig. 3. Design target of power conversion efficiency in (a) and the output voltage ripple in (b) of the proposed SC DC-DC converter.

3(a), the lower switching frequencies used in SC DC-DC converter contributes lower power loss and thus benefits higher power conversion efficiency. However, energy supplementation is limited by low switching frequencies. That is to say, load range is restricted because of insufficient energy to output at heavy loads. In contrast, the output voltage ripple will be reduced by increasing the frequency as shown in Fig. 3(b) and the output regulation can be guaranteed. Therefore, the load-dependent frequency control (LFC) technique with the deep-green mode (DGM) operation are realized in the proposed SC DC-DC converter to derive an adequate power conversion efficiency and obtain a satisfactory output voltage ripple over a wide load range. According to specific load condition, the proposed LFC technique, which contains pseudo-clock generator (PCG) and lead-lag detector (LLD) circuit, can modulate the switching frequency to obtain an optimum energy supply distribution. Furthermore, the LFC technique can gradually adjust the switching frequency in order to avoid large drop in power conversion efficiency.

In order to further improve efficiency at ultra-light loads, the DGM operation takes over the operation by deeply reducing the switching frequency at the sacrifice of the output ripple. By monitoring the output energy, the controller is activated to transfer energy to the output once it requires energy and consequently reduces power loss. In other words, the controller stays at idle stage for saving energy and the trade-off between efficiency and output ripple happens in the DGM operation. As




Fig. 4. Proposed SC DC-DC converter with the LFC technique and the DGM circuit.

a result, the performance of both power efficiency and output voltage ripple can be simultaneously guaranteed within a satisfactory range at distinct output load conditions for SoC applications.

The proposed SC DC-DC converter structure is illustrated in Section II. Circuit implementations are described in Section III. Experimental results are shown in Section IV. Finally, a conclusion is made in Section V.

II. PROPOSED SC DC-DC CONVERTER STRUCTURE AND STABILITY ANALYSIS

Fig. 4 shows the proposed SC DC-DC converter structure with two small off-chip flying capacitors, C_{F1} and C_{F2} , to deliver the energy from the input V_{IN} to the output V_{OUT} . To regulate the V_{OUT} and to ensure supplying quality for the other circuits in SoC, the voltage divider, composed of R_{F1} and R_{F2} , is used to feedback the output information. Feedback signal V_{fb} compares with the reference voltage V_{REF} by the error amplifier (EA) to generate the pre-error signal V_{C0} . Through the closed-loop operation in normal operation, the error signal V_C connecting to V_{C0} with the switch S_X can decide the charging time of the flying capacitor and the level of the analog signal V_{G1} to define the driving capability of SC power stage. Therefore, loading current dependent energy control scheme in SC power stage can be realized [20]. The closed-loop control simply uses the proportional-integral (PI) compensation composed of R_C and C_C to generate a low-frequency pole-zero pair to increase system stability.

Due to the loading information contained by the V_C in normal operation, the proposed LFC technique can monitor the trend of loading current during load transient response. Besides, the slope of V_C represents the trend of load condition and is used to generate the system clock V_{CK} for controlling the switching frequency f_{CK} , which represents the switching frequency. The system performance is improved by a trade-off between switching power loss and output voltage ripple.

In other words, the proposed pseudo-clock controlled LFC technique dynamically adjusts the switching frequency according to the trend of different load condition. When the loading current increases toward heavy condition, the LFC technique gradually increases the f_{CK} to provide high current driving capability and to ensure regulation performance. Moreover, the output ripple can be reduced by meanings of increasing f_{CK} . On the other hand, when the loading current suddenly decreases, the LFC technique will accordingly decrease the




Fig. 5. Implementation of SC power stage.

f_{CK} for high efficiency because of reduced switching power loss. Besides, the switching frequency changing between the four operating frequencies (0.5, 1, 2, and 4 MHz) can instantly provide driving current to the output for good load transient performance. It also brings the advantage of reduced EMI to meet the requirement of the SoC. Moreover, the LFC technique uses the reference voltage V_H and the V_{SOFT} , derived from the reference generator, to calibrate the switching frequency in normal operation and to provide soft-start operation for high reliability in startup period.

On the other hand, the DGM operation is activated at ultra-light loads to effectively enhance power conversion energy if the V_{C0} is smaller than the signal reference voltage V_{DL} . In the meanwhile, the DGM circuit triggers the signal V_{DGM} , which masks the switching clock until the output demands for energy replenishment. The V_{DGM} also turns off the S_X and clamps the V_C to prevent the cross interference between the normal operation and the DGM operation. In other words, the controller works as a ripple-based control by monitoring output voltage. Furthermore, power conversion efficiency is also guaranteed by the non-overlapping driver, which generates the six-bit signals V_{G2} - V_{G7} to have enough current driving capability and to avoid the shoot through current.

A. SC Power Stage

Fig. 5 illustrates the SC power stage, which contains seven power switches to realize $1/3x$ conversion ratio. The transistor M_{S1} is used as a current source to control the charging current to the flying capacitors while the other transistors work as the power switched. Here, the duty of switching period is fixed as 50%. Basically, the ideal power conversion efficiency is shown as (1).

$$\eta_{max} = \frac{1}{M} \times \frac{V_{OUT}}{V_{IN}} \quad (1)$$

Due to the step-down operation in the proposed SC converter, the power conversion efficiency is mainly decided by the relationship between the input voltage V_{IN} , the output voltage V_{OUT} and the conversion ratio M , which is $1/3$ in this work.

The simplified dc model of SC converter with the current-mode driving control is depicted in Fig. 6. Corresponding to the $1/3x$ SC power stage, it includes the dependent voltage source MV_{IN} , the adjusting equivalent resistance R_1 , the output loading R_{LOAD} , and output capacitor C_{OUT} . The equivalent function contributed by the transistors M_{S2} - M_{S7} is modeled as an equivalent voltage source with a conversion ration M . The transistor M_{S1} in SC power stage can work as an adjustable R_1 because M_{S1} can control the charging energy by adjusting the gate voltage V_{G1} , which is derived from the current-mode driving circuit. This simplified dc model doesn't contain the conduction loss, switching loss and the quiescent




Fig. 6. Simplified dc model of the SC power stage with the current-mode driving control.

current loss. Thus, the output voltage can be regulated as a predefined voltage by adjusting the R_1 as expressed in (2). If the V_{OUT} is far away from the value of MV_{IN} due to the increasing loading current I_{LOAD} , the efficiency will become lower than (1) because large power loss occurs in the voltage drop across the adjustable R_1 .

$$V_{OUT} = M \times V_{IN} - I_{LOAD} \times R_1 \quad (2)$$

The energy charging and discharging schemes of the SC power stage are illustrated in Figs. 7(a) and (c), respectively. During energy charging phase, the charging current directly flows from the V_{IN} to the V_{OUT} through two flying capacitors C_{F1} and C_{F2} . According to different load current, the charging current is controlled by the gate control signal V_{G1} . The remaining power switches are operated with the driving signals V_{G2} - V_{G7} from the non-overlapping driver to provide correct energy discharging phase. During the energy discharging phase, both the flying capacitors are in parallel connected to the output capacitor for providing enough driving current.

To derive the power loss of the SC converter, Fig. 7(b) and (d) depict the model, which includes the on-resistance of power switch R_S and the ESR of the flying capacitors, in charging phase and discharging phase, respectively. The period of the charging or discharging phase is half of the switching cycle because the duty cycle is fixed at 50%. In Fig. 7(b) and (d), the I_{LOAD} is equal to the I_{charge} in the charging phase while the I_{LOAD} is equal to twice the $I_{discharge}$ in the discharging phase.

Total power loss as shown in (3) includes conduction power loss $P_{CON+ESR}$, switching power loss $P_{switching}$, and extra power loss $P_{control}$ dissipated by the control circuit. The $P_{CON+ESR}$ in (4) is resulted by the power transistors and the ESR. The $P_{switching}$ is caused by charging and discharging the parasitic capacitance parallel to each flying capacitor as expressed in (5).

$$P_{total} = P_{CON+ESR} + P_{switching} + P_{control} \quad (3)$$

$$P_{CON+ESR} = I_{LOAD}^2 (1.5R_S + 1.25 \text{ ESR} + 0.5 R_1) \quad (4)$$

$$P_{switching} = \frac{1}{2} f_{CK} \times \sum_{i=1}^2 C_{par-i} \times \Delta V_{par-i}^2 \quad (5)$$

where C_{par-i} is the parallel parasitic capacitance of the i -th flying capacitor and ΔV_{par-i} is the voltage difference within half of one switching period.

When the system operates at light loads, the total power loss is mainly dominated by the $P_{switching}$. That is to say, the $P_{switching}$ can be further reduced if the switching frequency f_{CK} is properly adjusted by the proposed LFC technique. As a result, the efficiency can be effectively improved especially at light and medium loads. Furthermore, small flying capacitor can be used




Fig. 7. (a) Operation in the charging phase. (b) Modeling including conduction loss and ESR resistors in the charging phase. (c) Operation in the discharging phase. (d) Modeling including conduction loss and ESR resistors in the discharging phase.

because the f_{CK} can be changed according to the loading current. Consequently, the $P_{CON+ESR}$ caused by the ESR can also be reduced since small flying capacitor accompanies a small ESR. In conclusion, the LFC technique changes the switching frequency according to the loading current can enhance the efficiency.

B. Pseudo-Clock Controlled LFC Operation

The main purpose of LFC technique is to immediately adjust the switching frequency for achieving adequate energy driving capability, high efficiency, and fast transient response for different loading current. The output voltage information V_{fb} is delivered to the EA from the voltage divider, R_{F1} and R_{F2} as shown in Fig. 4. Thus, the output of the EA, V_{C0} , reflects the loading current information. In the normal operation, V_C shorts to V_{C0} by turning S_X . Considering the stability, PI compensator, composed of compensation resistor R_C and capacitor C_C , is adopted to extend the bandwidth and low-frequency gain for regulation performance. In steady state, the V_C is regulated at one certain voltage level. In case of loading current transient, the driving current capability of power stage will be changed




Fig. 8. The pseudo-clock V_{CK_VC} under different trend of the V_C in LFC technique.

TABLE I
THE ILLUSTRATION OF RELATIONSHIP BETWEEN V_C AND V_{CK_VC}

V_C - condition	Pseudo-clock V_{CK_VC}	Duty cycle
Stable		$D=50\%$
Increasing		$D>50\%$
Decreasing		$D<50\%$

by the variation of V_C . Interestingly, the trend of the V_C variation can be used to indicate the proper trend in the variation of switching frequency.

As depicted in Fig. 8, the signal V_{CK_VC} is defined as a pseudo-clock, which is generated by a saw-tooth signal V_{saw} ramping up/down within a pre-defined fixed hysteresis window V_W . V_C is the upper bound of the hysteresis window. Besides, in steady state, the duty cycle of V_{CK_VC} is 50%. With a fixed hysteresis window, V_W , the trend of the V_C variation can vary the duty of V_{CK_VC} . In case of light-to-heavy load change, the increasing V_C forces the duty of V_{CK_VC} to be larger than 50% since the on-time increases and the off-time decreases. On the other hand, the heavy-to-light loads change forces the duty of V_{CK_VC} smaller than 50%. Consequently, according to the trend of the V_C variation, the difference of V_{CK_VC} is listed in Table I. In other words, wider range of load transient which makes larger voltage variation at the output results in larger duty variation of the V_{CK_VC} .

To obtain adequate energy driving capability by adjusting the switching frequency, the V_{CK_VC} should compare with one pre-defined reference-clock V_{CK_REF} to decide the increase or decrease in the switching frequency as illustrated in Fig. 9. Similarly, the duty of V_{CK_REF} is fixed at 0.5. Thus, the V_{CK_REF} synchronizes with the V_{CK_VC} in steady state. One threshold period t_{TH} is utilized to avoid oscillation between two different switching frequencies in the LFC technique. In case of light-to-heavy loads change, the duty of V_{CK_VC} is larger than 0.5. If the variation of duty is larger than the value of t_{TH} , the switching frequency will be increased. As depicted in Fig. 9(a), the V_{CK} is increased to a higher value. In other words, the light-to-heavy loads change causes the increase of V_C and thus makes the V_{CK_VC} lags the V_{CK_REF} with the amount of lagging period t_{LAG} since the current switching frequency can't have the ability to deliver enough energy to the output. After the increase of switching frequency by the LFC technique, the SC converter can provide adequate energy to the output. Meanwhile, the V_{CK_REF} will synchronize with the V_{CK_VC} again after the output voltage is regulated.

On the other hand, if the loads change from heavy to light, the phase of V_{CK_VC} leads that of V_{CK_REF} . As shown in Fig. 9(b), when the leading time t_{LEAD} is larger than the t_{TH} , the switching frequency should be decreased to avoid excess energy




Fig. 9. Comparison of V_{CK_VC} and V_{CK_REF} in LFC technique for (a) increasing and (b) decreasing in switching frequency.




Fig. 10. Small signal model of the proposed SC converter.

delivering to the output. After the adjustment in the switching frequency by the LFC technique, the output voltage will be well-regulated and the V_{CK_REF} will synchronize with the V_{CK_VC} . In conclusion, the proposed pseudo-clock controlled technique reflects the load conditions and the LFC technique features the fast transient response owing to the adjustable switching frequency according to different duty of V_{CK_VC} and V_{CK_REF} . Furthermore, the SC converter operates with a proper switching frequency for adequate energy driving capability in steady state.

C. System Stability Analysis

The small signal model of the SC converter with the PI compensation, which is composed of the resistor R_C and the capacitor C_C , is illustrated in Fig. 10. K is defined as the gain of current-mode driving circuit. G is defined as the gain of power stage of SC converter. The ideal value of G is equal to $1/3$ according to the structure of the switches and flying capacitors. Two poles as expressed in (6) and (7) locate at the output of EA and the output V_{OUT} , respectively.

$$\omega_{p1} = \frac{1}{C_C(r_{o1} + R_C)} \quad (6)$$

$$\omega_{p2} = \frac{1}{C_{OUT}R_{LOAD}} \quad (7)$$

r_{o1} is the equivalent output resistance of the EA and R_{LOAD} is the equivalent loading resistance. Besides, one compensated zero contributed by the PI compensation is shown in (8).

$$\omega_z = \frac{1}{C_C R_C} \quad (8)$$

The current-mode driving control circuit converts the V_C to the V_{G1} to control the charging current for charging the flying capacitors. Thus, it's modeled as the combination of the V-I converter (g_{m2}) and the current buffer (K), which has an equivalent output resistance r_{o2} . Therefore, the transfer function of SC converter can be expressed in (9).

$$T(s) = \frac{K g_{m1} r_{o1} g_{m2} (r_{o2} // R_{LOAD}) (1 + s C_C R_C)}{(1 + s C_C (r_{o1} + R_C)) (1 + s C_{OUT} R_{LOAD})} \quad (9)$$




Fig. 11. Frequency response of the proposed SC converter.




Fig. 12. Schematic of the proposed LFC circuit.

The frequency response of proposed SC converter is shown in Fig. 11. Because the output pole depends on the load condition, the compensated zero in (8) cancels the lower-frequency output pole at light loads to ensure a sufficiency phase margin (PM). Thus, the pole at the output of EA becomes the dominant pole of the SC converter. Before the unit-gain frequency (UGF), the system simply contains one pole to ensure the stability in the proposed SC converter.

III. CIRCUIT IMPLEMENTATION

A. Load-Dependent Frequency Control (LFC) Circuit

Fig. 12 shows the implementation of LFC circuit. To achieve adequate energy driving capability for different output load, the switching frequency in the proposed SC converter can be varied, so as to ensure regulation performance and conversion efficiency. The LFC circuit contains the clock generator, the pseudo-clock generator (PCG), the lead-lag detector (LLD), and the frequency calibration circuit.

The clock generator defines the basic clock and the clock divider produces several clock signals with same duty ratio as 50% but with different frequencies. The lowest frequency of these signals, V_{CK_REF} , is used as a reference-clock. The system-clock V_{CK} is adjustable which is controlled by the LLD circuit to increase or decrease the switching frequency when the loading current increases or decreases, respectively. Furthermore, the V_{CK} can be further modulated by the signal V_{DGM} for drastically decreasing switching power loss at ultra-light loads.

The V_C is connected to the PCG in order to generate the pseudo-clock V_{CK_VC} with the variable duty cycle corresponding to the trend of V_C . In the PCG circuit, the hysteresis window, V_W , is generated by a fixed DC offset formed by the I_W flowing through the resistor R_W . The upper and the lower bounds are V_C and V_{CL} , respectively. Two operational amplifiers, OP_1 and OP_2 , are used as the buffer to filter out high frequency noise and to get clean control signals V'_C and

V'_{CL} . Here, the determination of the on-time of V_{CK_VC} is to compare the saw-tooth V_{saw} , which is generated by charging the capacitor C_2 with a constant current I_{W2} , with the upper bound, V'_C . On the other hand, the duration of the off-time is decided by the positive edge of the V_{CK_REF} and V_{saw} follows V'_{CL} (the buffered output of V_{CL}). Thus, the LLD circuit can decide the lead or lag condition in Fig. 9 to decrease or increase the switching frequency, respectively, by comparing the V_{CK_VC} with the V_{CK_REF} . After the increment or decrement of the switching frequency, the V_{CK_REF} can synchronize the V_{CK_VC} at the steady state.

The frequency calibration circuit is composed of two comparators, CMP_4 and CMP_5 , which are used to compare the V_C with the reference voltage V_H and V_{SOFT} , respectively. If the V_C approaches the V_{DD} in case of increasing loading current, the gain of the EA is deteriorated because the transistors at the output stage of the EA are in the triode region. Thus, a signal V_{UPC} triggered by frequency calibration circuit to the LLD circuit can avoid the failure of the EA by the increase of switching frequency. That is to say, higher switching frequency ensures higher driving capability and has the ability to pull low the level of the V_C until it's within the range of V_H and V_{SOFT} . Similarly, if V_C approaches the voltage level of V_{SOFT} in case of decreasing loads, the frequency calibration circuit triggers the V_{DNC} to the LLD circuit to decrease the switching frequency. Here, V_{SOFT} with a lower voltage level works as the function soft-start to prevent the output from being overcharged by much energy injection, which results in drastic variation at the V_C if the output voltage is much lower than its nominal value during start-up period. Namely, the comparison between the V_C with the V_{SOFT} can decide the signal of V_{DNC} to inhibit the switching frequency increasing.

The LLD circuit implementation is depicted in Fig. 13. To avoid abnormal oscillation between two switching frequencies, the threshold period t_{TH} is designed in the LLD circuit. The t_{TH} is determined by the biasing current I_{BIAS} , the capacitor C_1 , and the V_{REF} . When the leading or lagging time of V_{CK_VC} is greater than the t_{TH} compared to the V_{CK_REF} , the signal of DN or the UP will be triggered by the logic circuit to activate the up/down(U/D) counter. Furthermore, when the error signal V_C is failed to generate the slope because its level is near the power supply or ground, the frequency calibration signals V_{UPC} and V_{DNC} from the frequency calibration circuit can also trigger the U/D counter. Finally, the voltage V_{TR} will be an adequate value in steady state to control the multiplexer which determines the switching frequency of V_{CK} . The time diagram of the LLD circuit is shown in Fig. 14. When the V_{CK_VC} lags the V_{CK_REF} , the signal V_X ramps up by a constant current and compares with the reference voltage V_{REF} , which determines the t_{TH} . Once the lagging time is larger than the t_{TH} , the signal UP is sent to increase the switching frequency. Similarly, the switching frequency can be decreased by the signal DN if the leading time is larger than the t_{TH} .

Fig. 15 illustrates the detail time diagram in the pseudo-clock controlled LFC technique by the LLD circuit. When the loading current changes, the error signal V_C will be varied to response to it by the negative feedback control. Different load steps result in different V_C variations and the changes in the duty of V_{CK_VC} which is realized by the PCG. It's indicated as mentioned in Table I. Then, the comparison of the V_{CK_REF} and the V_{CK_VC} is implemented in the LLD circuit to determine the adequate frequency by controlling V_{TR} . When the loads changes from light to heavy, the duty of V_{CK_VC} is larger than the duty of




Fig. 13. Schematic of the proposed LLD circuit.




Fig. 14. Time diagram of the LLD circuit.




Fig. 15. Time diagram in the pseudo-clock controlled LFC technique by the LLD circuit.

V_{CK_REF} by the extra period t_{LAG} . When the t_{LAG} is longer than the t_{TH} , insufficient energy supply derived at the output will result in the increment of switching frequency to guarantee a well-regulated output voltage. That is, the signal UP will be set as logic high to activate the U/D counter. Therefore, the V_{TR} will be increased to select the higher switching frequencies as V_{CK} until enough energy can be transferred to the output. On the other hand, the decreasing switching frequency will happen when the phase of V_{CK_VC} leads that of V_{CK_REF} higher than the value of t_{TH} in case of heavy-to-light loads.

B. Current-Mode Driving Circuit

Fig. 16 shows the current-mode driving circuit to drive the power switch M_{S1} for controlling the energy driving scheme of the proposed SC converter. The error signal V_C can be utilized to determine how large the driving current can be sourced from the M_{S1} since the V_C derived from the output of EA contains the load information. The I_{CR} transferred from V_C through V-I conversion will be magnified through the three-stage cascaded current mirrors to guarantee the demanded current driving capability. The advantage is the M_{S1} can be regarded as the current source with small voltage headroom requirement at the energy charging phase. On the other hand, the signal V_{CK} generated by the LFC circuit will turn off the M_{S1} to stop the energy charging for the flying capacitor when the SC converter operates at the discharging phase. Moreover, another advantage is that




Fig. 16. Schematic of the proposed current-mode driving circuit.




Fig. 17. Schematic of the proposed DGM circuit for ultra-light load condition.

the turning-off operation of the M_{S1} does not need a large size of M_W to disable the power switch M_{S1} due to the three-stage cascaded current mirrors. Besides, the value of K_1 , K_2 and K is design as 10, 10, and 400, respectively for reasonable consideration of acceptable power loss and frequency response. That is, the power loss consumed by the current-mode driving circuit is only about 0.2775% of total power and it brings less deterioration of total power efficiency.

C. Deep-Green Mode (DGM) Operation

To maintain high power conversion efficiency at ultra-light loads, the DGM circuit as depicted in Fig. 17 can be utilized to mask the switching clocks to reduce switching power loss. When the pre-error signal V_{C0} is lower than a threshold voltage level V_{DL} , the DGM operation will be activated by triggering the signal V_{DGM} . Thus, the system is operating by ripple-based control and the output voltage is monitored by the hysteresis comparator to guarantee the output voltage regulation. Moreover, the signal V_C is disconnected to EA and clamped at voltage V_{CLAMP} by the error-clamping circuit (ECC) which is used to structure a feedback loop. The R_C and the C_C can be used to increase the circuit stability. The clamped voltage V_{CLAMP} is defined by the V_{DL} through the source follower M_N . The gate-source voltage of M_N works as the hysteresis voltage to avoid incorrect toggle between the DGM and the normal operation. Clamping function aims to prevent the cross interference between the linear loop of current driving capability in the normal operation and the ripple-based control in the DGM operation.

IV. EXPERIMENTAL RESULTS

The proposed SC DC-DC converter with the LFC and DGM techniques was fabricated in 55 nm CMOS process for SoC integration. The input voltage V_{IN} ranges from 3.3 V to 3.6 V. The nominal output voltage is 1 V to supply the core devices in 55nm technology. More importantly, the flying capacitors and the output capacitor can be used as small as 0.1 μF and 1 μF , respectively. The maximum loading current is 250 mA. The design specifications of proposed SC converter are listed in Table II. The chip micrograph with active area of 1100




Fig. 18. Chip micrograph of the proposed SC converter.





Fig. 19. Prototype of the proposed SC converter.

TABLE II
DESIGN SPECIFICATIONS


Parameter	This work	Unit
Technology	55	nm
Input voltage (V_{IN})	3.3 - 3.6	V
Nominal output voltage (V_{OUT})	1	V
Flying capacitor (C_{F1} , C_{F2})	0.1	μF
Output capacitor (C_{OUT})	1	μF
Maximum load current	250	mA
Loop gain	<68	dB
Bandwidth	<150	KHz
Line regulation	3.91	mV/V
Load regulation	0.086	mV/mA
Adjustable switching frequency	0.5, 1, 2, 4	MHz
Max. output voltage ripple	< 30	mV
Normalized Power conversion efficiency (10mA-250mA)	> 90	%

$\mu\text{m} \times 1200 \mu\text{m}$ is shown in Fig. 18. The prototype of the proposed SC converter is shown in Fig. 19. Obviously, with inductor-less architecture of the proposed SC converter, the PCB cost is as less as possible with regardless of the other testing components.


Fig. 20 demonstrates the measured steady-state operation with different switching frequencies under different load conditions when the input and regulated output voltage are 3.3 V and 1 V, respectively. The C_{F1P} , which is the positive terminal of the flying capacitor C_{F1} in Fig. 4, shows the switching frequency is 500 kHz in Fig. 20(a). Due to light load condition, the switching frequency is actually reduced to a smallest value for power saving. The power conversion efficiency is kept higher than 84%. Simultaneously, the output ripple can be




(a)



(b)



(c)



(d)

Fig. 20. Measured steady-state operation with different switching frequencies under different load conditions. (a) $I_{LOAD} = 13 \text{ mA}$. (b) $I_{LOAD} = 35 \text{ mA}$. (c) $I_{LOAD} = 75 \text{ mA}$. (d) $I_{LOAD} = 224 \text{ mA}$.

effectively controlled within 30 mV. Similarly, Figs. 20(b)-(d) show increasing switching frequency from 1 M to 4 M owing to the increase at loading current from 35 mA to 224 mA. Furthermore, the output voltage ripple can be kept smaller than 25 mV because the output voltage ripple can be reduced by increasing the switching frequency.

Fig. 21 shows the completely measured load transient response between medium and light loads with distinct switching frequencies. The C_{F1N} is the signal of the negative terminal of the flying capacitor C_{F1} in Fig. 4. When the I_{LOAD} changes from 70 mA to 25 mA, the switching frequency is adjusted from 1 MHz to 500 kHz with the output voltage ripples, 25 mV and 30 mV, respectively. The performance can also be maintained when the I_{LOAD} changes from 25 mA back to 70 mA. The recovery times of overshoot and undershoot are 5 μs and 20 μs , respectively. Good voltage regulation and fast transient response are achieved because of high loop gain and bandwidth. Fig. 22(a) can demonstrate the details of the LFC technique mechanism. The LFC contains the comparative operation of two clocks, V_{CK_VC} and V_{CK_REF} to determine the frequency. Fig. 22(b) shows the duty of V_{CK_VC} is smaller than that of the V_{CK_REF} when the I_{LOAD} steps from 70 mA to 25 mA, or vice versa in







Fig. 21. Measured load transient response between 70 mA and 25 mA with adjusted switching frequencies.



(a)



(b)




(c)

Fig. 22. Measured load transient response with the LFC technique. (a) Load transient response from 70 mA to 25 mA. (b) Load transient response from 70 mA to 25 mA. (c) Load transient response from 25 mA to 70 mA.


Fig. 22(c). As expected, the switching frequency changes if the t_{LAG} or the t_{LEAD} is greater than the t_{TH} .

The load transient response with both step-up and step-down between middle and heavy loads is depicted in Fig. 23(a). As shown in Figs. 23(b) and (c), the switching frequency will increase or decrease by the LFC technique as 1 MHz and 2 MHz with the loading current of 70 mA and 130 mA, respectively. The output voltage ripple can be decreased when the switching frequency increases. The recovery time is about 7 μ s for undershoot and about 12 μ s for overshoot. Fig. 24 shows the DGM operation for enhancing the ultra-light load efficiency if load current is 10 mA. Meanwhile, the output voltage ripple can be kept within 30 mV.


The measured normalized power conversion efficiency and the output ripple with or without the proposed LFC and DGM



(a)



(b)



(c)

Fig. 23. Measured load transient response with LFC technique (a) load transient between 70 mA to 130 mA (b) load transient from 70 mA to 130 mA (c) load transient from 130 mA to 70 mA.




Fig. 24. Measured load transient response from 50 mA to 10 mA with the DGM control.

controls are shown in Figs. 25 and 26, respectively. According to (1) with the designed V_{IN} and V_{OUT} , the ideal efficiency is 91%. The switching loss can be greatly reduced owing to the proposed LFC and DGM controls. The measured peak efficiency increases to 89%, which is equal to 98% normalized efficiency, when the I_{LOAD} is 100 mA and the overall normalized efficiency is maintained higher than 90% from 10 mA to 250 mA. The output voltage ripple becomes larger during the light-to-heavy loads change under the operation with a constant switching frequency. That is, the ripple can also be minimized by increasing the switching frequency and guaranteed smaller than 30 mV with smaller flying capacitors and output capacitor compared to the commercial products. Finally, the comparisons of the prior SC methodologies are shown in Table III.

V. CONCLUSION

The pseudo-clock controlled LFC SC DC-DC converter with the DGM operation is proposed to achieve high efficiency over a wide load range for power management in SoC applications.

TABLE III
COMPARISON TABLE WITH THE PRIOR ARTS

	This work	JSSC 2007 [8]	ISSCC 2012 [21]	ISSCC 2010 [18]	PE 2011 [22]	TVLSI 2013 [23]
Technology	55nm	0.6 μ m	0.18 μ m	32nm	N/A	0.5 μ m
Controller methodology	LFC	Pseudo-continuous	N/A	2/3,1/2,1/3 step-down	Adaptive Mixed On-Time and Switching Frequency Control	PFM
Input voltage (V_{IN})	3.3-3.6V	1.5V-3.2V	11V	2V	12V	3-4.5V
Output voltage (V_{OUT})	1V	2.7/3.3V	1.5V	0.88V	9V	5V
Number of flying capacitor	2	2	8	2 (per cell)	8	1
Flying capacitor(C_{F1}, C_{F2})	0.1 μ F (off-chip)	1 μ F (off-chip)	10 μ F (off-chip)	N/A	47 μ F (off-chip)	0.33 μ F (off-chip)
Capacitor (C_{OUT})	1 μ F (off-chip)	2.2 μ F (off-chip)	110 μ F (off-chip)	0	47 μ F*4 (off-chip)	1 μ F (off-chip)
Switching frequency (V_{CK})	500kHz-4MHz	200kHz-500kHz	N/A	60MHz-550MHz	20kHz-100kHz	31.25kHz-1MHz
Output voltage ripple	< 30mV	~20mV	~30mV	N/A	~100mV	~45mV
Highest normalized efficiency	98%	97%	92%	0.95%	N/A	98%
Load transient (ΔI_{LOAD})	10mA-250mA	<150mA	<1A	N/A	1A	20mA
Recovery time (T_R)	20 μ s	25 μ s	N/A	N/A	400 μ s	112 μ s
Line regulation	3.91 mV/V	8.91 mV/V	N/A	N/A	100 mV/V	29 mV/V
Load regulation	0.086 mV/mA	0.15 mV/mA	N/A	N/A	0.1mV/1mA	0.291 mV/mA
Area(mm ²)	1.32	5.428	11.55	0.3782	N/A	0.23




Fig. 25. Measured normalized power conversion efficiency w/i and w/o the proposed LFC and DGM techniques.




Fig. 26. Measured output voltage ripple w/i and w/o the proposed LFC and DGM techniques.

Besides, small flying capacitors with smaller ESR can be utilized to reduce the switching power loss because the switching frequency can be adjusted according to the load condition. Furthermore, without using the inductor-based power management solution, minimization in PCB area and cost reduction can be achieved. The 1/3X step-down SC operation with the current-mode driving control forms a closed-loop function for modulating the output voltage. In addition, the LFC adjusts the

switching frequency according to the distinct load condition which is reflected by PCG to ensure high efficiency and good voltage regulation over a wide load range. The load-dependent frequency can also improve the transient response and is demonstrated in measurement results. Furthermore, the DGM operation further helps enhance the power conversion efficiency at ultra-light loads. Measurement results show the normalized efficiency can be maintained over 90% and the output voltage ripple can be guaranteed smaller than 30 mV.

REFERENCES

- [1] Y.-H. Lee, Y.-Y. Yang, K.-H. Chen, Y.-H. Lin, S.-J. Wang, K.-L. Zheng, P.-F. Chen, C.-Y. Hsieh, Y.-Z. Ke, Y.-K. Chen, and C.-C. Huang, "A DVS embedded power management for high efficiency integrated SoC in UWB system," *IEEE J. Solid-State Circuits*, vol. 45, no. 11, pp. 2227–2238, Nov. 2010.
- [2] C.-C. Wang and J.-C. Wu, "Efficiency improvement in charge pump circuits," *IEEE J. Solid-State Circuits*, vol. 32, no. 6, pp. 852–860, Jun. 1997.
- [3] T. Ying, W.-H. Ki, and M. Chan, "Area-efficient CMOS charge pumps for LCD drivers," *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1721–1725, Oct. 2003.
- [4] R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, "Power efficient charge pump in deep submicron standard CMOS technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1068–1071, Jun. 2003.
- [5] P. Favrat, P. Deval, and M. J. Declercq, "A high-efficiency CMOS voltage doubler," *IEEE J. Solid-State Circuits*, vol. 33, no. 3, pp. 410–416, Mar. 1998.
- [6] H. Lee and P. K. T. Mok, "Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1136–1146, May 2005.
- [7] M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1100–1107, May 2006.
- [8] H. Lee and P. K. T. Mok, "An SC voltage doubler with pseudo-continuous output regulation using a three-stage switchable opamp," *IEEE J. Solid-State Circuits*, vol. 42, no. 6, pp. 1216–1229, Jun. 2007.
- [9] B. R. Gregoire, "A compact switched-capacitor regulated charge pump power supply," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1944–1953, Aug. 2006.
- [10] J.-Y. Lee, S.-E. Kim, S.-J. Song, J.-K. Kim, S. Kim, and H.-J. Yoo, "A regulated charge pump with small ripple voltage and fast start-up," *IEEE J. Solid-State Circuits*, vol. 41, no. 2, pp. 425–432, Feb. 2006.

- [11] F. Su, W.-H. Ki, and C.-Y. Tsui, "Regulated switched-capacitor doubler with interleaving control for continuous output regulation," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1112–1120, Apr. 2009.
- [12] M. D. Mulligan, B. Broach, and T. H. Lee, "A 3 MHz low-voltage buck converter with improved light load efficiency," in *IEEE ISSCC Dig. Tech. Papers*, 2007, pp. 528–620.
- [13] B. Sahu and G. A. Rincon-Mora, "An accurate, low-voltage, CMOS switching power supply with adaptive on-time pulse-frequency modulation (PFM) control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 2, pp. 312–321, Feb. 2007.
- [14] H.-W. Huang, C.-C. Chien, K.-H. Chen, and S.-Y. Kuo, "Highly efficient tri-mode control of buck converters with load sensing technique," in *Proc. IEEE Power Electron. Specialists Conf.*, Jun. 2006, pp. 1–4.
- [15] L.-K. Chang and C.-H. Hu, "High efficiency MOS charge pumps based on exponential-gain structure with pumping gain increase circuits," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 826–831, May 2006.
- [16] Y.-P. Su, Y.-C. Chen, H.-H. Huang, Y.-H. Lee, Y.-Y. Yang, K.-H. Chen, M.-J. Du, and S.-H. Cheng, "Current-mode synthetic control (CSC) technique for high efficiency DC-DC boost converters over a wide load range," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2011, pp. 933–936.
- [17] Y. K. Ramadass, A. A. Fayed, and A. P. Chandrakasan, "A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2557–2565, Dec. 2010.
- [18] H.-P. Le *et al.*, "A 32 nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W/mm² at 81% efficiency," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2010, pp. 210–211.
- [19] X. Zhang and H. Lee, "An efficiency-enhanced auto-reconfigurable 2X/3X SC charge pump for transcutaneous power transmission," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1906–1922, Sep. 2010.
- [20] M.-H. Huang, P.-C. Fan, and K.-H. Chen, "Low-ripple and dual-phase charge pump circuit regulated by switched-capacitor-based bandgap reference," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1161–1172, May 2009.
- [21] V. Ng and S. Sanders, "A 92%-efficiency wide-input-voltage-range switched-capacitor DC-DC converter," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 528–620.
- [22] S.-C. Tan *et al.*, "Adaptive mixed on-time and switching frequency control of a system of interleaved switched-capacitor converters," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 364–380, Feb. 2011.
- [23] H.-K. Kwan, D. C. W. Ng, and V. W. K. So, "Design and analysis of dual-mode digital-control step-up switched-capacitor power converter with pulse-skipping and numerically controlled oscillator-based frequency modulation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 11, pp. 2132–2140, Nov. 2013.



Wei-Chung Chen (S'12) was born in Yunlin, Taiwan. He received the B.S. degree from the Department of Electrical Engineering, National Sun Yat-sen University in 2010, and M.S. degree from National Chiao Tung University in 2012. He is currently pursuing the Ph.D. degree in the Institute of Electrical and Computer Engineering, National Chiao Tung University, Hsinchu, Taiwan.

He is a member of the Mixed-Signal and Power Management IC Laboratory, Institute of Electrical and Computer Engineering, National Chiao Tung University, Hsinchu, Taiwan. His research interests include the power management IC design, analog integrated circuits, and mixed signal IC design.



Da-Long Ming was born in Namhsan, Myanmar. He received the B.S. degree from the Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, in 2010, and the M.S. degree from the Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2012.

He is a member of the Mixed Signal and Power Management IC Laboratory at National Chiao Tung University. His research interests include the power management IC design, the LED driver IC design and

mixed-signal IC design. He is currently a Senior Engineer at Himax Technologies, Inc, Taiwan where he is engaged in designing driver IC.



Yi-Ping Su was born in Taipei, Taiwan. She received the B.S. degree from the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan, in 2009. She is currently working toward the Ph.D. degree at the Institute of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan.

She is a Member in the Mixed Signal and Power Management IC Laboratory, Institute of Electrical Engineering, National Chiao Tung University. Her current research interests include the power management and analog integrated circuits design.



Yu-Huei Lee (S'09) was born in Taipei, Taiwan. He received the B.S. and M.S. degrees from the Department of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2007 and 2009, respectively, and the Ph.D. degree from the Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2012.

He is a member at the Mixed Signal and Power IC Laboratory, Institute of Electrical Control Engineering, National Chiao Tung University, Hsinchu, Taiwan. His current research interests include the power management integrated circuit design, light-emitting diode driver IC design, and analog integrated circuits.



Ke-Horng Chen (M'04–SM'09) received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Taiwan University, Taipei, in 1994, 1996, and 2003, respectively.

From 1996 to 1998, he was a part-time IC Designer at Philips, Taipei, Taiwan. From 1998 to 2000, he was an Application Engineer at Avanti, Ltd., Taiwan. From 2000 to 2003, he was a Project Manager at ACARD, Ltd., where he was engaged in designing power management ICs. He is currently a Director of the Institute of Electrical Control Engineering and a Professor of the Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan, where he organized a Mixed-Signal and Power Management IC Laboratory. He is the author or coauthor of more than 100 papers published in journals and conferences, and also holds several patents. His current research interests include power management ICs, mixed-signal circuit designs, display algorithm and driver designs of liquid crystal display (LCD) TV, red, green, and blue (RGB) color sequential backlight designs.

Dr. Chen has served as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS. He also joined Editorial Board of Analog Integrated Circuits and Signal Processing in 2013. He is on the IEEE Circuits and Systems (CAS) VLSI Systems and Applications Technical Committee, and the IEEE CAS Power and Energy Circuits and Systems Technical Committee. He is on the Society for Information Display (SID) and International Display Manufacturing Conference (IDMC) Technical Program Sub-committees. He is the Tutorial Co-Chair of IEEE Asia Pacific Conference on Circuits and Systems (2012 APCCAS). He is the Task Chair of Integrated Power Electronics of IEEE International Conference on Power Electronics and Drive Systems (PEDS) 2013. He is a Technical Program Co-Chair of IEEE International Future Energy Electronics Conference (IFEEC) 2013.