

Investigation of abnormal negative threshold voltage shift under positive bias stress in input/output n-channel metal-oxide-semiconductor field-effect transistors with TiN/HfO2 structure using fast I-V measurement

Szu-Han Ho, Ting-Chang Chang, Ying-Hsin Lu, Ching-En Chen, Jyun-Yu Tsai, Kuan-Ju Liu, Tseung-Yuen Tseng, Osbert Cheng, Cheng-Tung Huang, and Ching-Sen Lu

Citation: Applied Physics Letters 104, 113503 (2014); doi: 10.1063/1.4868532

View online: http://dx.doi.org/10.1063/1.4868532

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/104/11?ver=pdfcov

Published by the AIP Publishing

Articles you may be interested in

Abnormal threshold voltage shift under hot carrier stress in Ti1-xNx/HfO2 p-channel metal-oxide-semiconductor field-effect transistors

J. Appl. Phys. 114, 124505 (2013); 10.1063/1.4822158

Abnormal sub-threshold swing degradation under dynamic hot carrier stress in HfO2/TiN n-channel metal-oxide-semiconductor field-effect-transistors

Appl. Phys. Lett. 103, 022106 (2013); 10.1063/1.4811784

Abnormal interface state generation under positive bias stress in TiN/HfO2 p-channel metal-oxide-semiconductor field effect transistors

Appl. Phys. Lett. 101, 133505 (2012); 10.1063/1.4752456

Analysis of an anomalous hump in gate current after dynamic negative bias stress in HfxZr1-xO2/metal gate p-channel metal-oxide-semiconductor field-effect transistors

Appl. Phys. Lett. 101, 052105 (2012); 10.1063/1.4739525

Impact of static and dynamic stress on threshold voltage instability in high-k/metal gate n-channel metal-oxide-semiconductor field-effect transistors

Appl. Phys. Lett. 98, 092112 (2011); 10.1063/1.3560463





Investigation of abnormal negative threshold voltage shift under positive bias stress in input/output n-channel metal-oxide-semiconductor field-effect transistors with TiN/HfO₂ structure using fast I-V measurement

Szu-Han Ho, 1 Ting-Chang Chang, $^{2,a)}$ Ying-Hsin Lu, 2 Ching-En Chen, 1 Jyun-Yu Tsai, 2 Kuan-Ju Liu, 2 Tseung-Yuen Tseng, 1 Osbert Cheng, 3 Cheng-Tung Huang, 3 and Ching-Sen Lu 3

(Received 22 December 2013; accepted 28 February 2014; published online 17 March 2014)

This letter investigates abnormal negative threshold voltage shifts under positive bias stress in input/output (I/O) TiN/HfO₂ n-channel metal-oxide-semiconductor field-effect transistors using fast I-V measurement. This phenomenon is attributed to a reversible charge/discharge effect in pre-existing bulk traps. Moreover, in standard performance devices, threshold-voltage (V_t) shifts positively during fast I-V double sweep measurement. However, in I/O devices, V_t shifts negatively since electrons escape from bulk traps to metal gate rather than channel electrons injecting to bulk traps. Consequently, decreasing pre-existing bulk traps in I/O devices, which can be achieved by adopting $Hf_xZr_{1-x}O_2$ as gate oxide, can reduce the charge/discharge effect. © 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4868532]

As metal-oxide semiconductor field-effect transistors (MOSFETs) continue to shrink, the scaling of SiO₂ gate dielectrics is reaching its critical limit of only a few atomic layers thick. This scale causes a rise in gate current, performance degradation, and an increase in power dissipation. Many years of research and development has shown that one valid way to solve these problems is by replacing conventional SiO₂ gate dielectric with high-k dielectric, especially with HfO₂ gate dielectric. HfO₂ gate dielectrics have been implemented at the 32 nm technology node and smaller, with manufacturer Intel using high-k/metal gate beginning with their 45 nm node. Furthermore, high-k gate dielectric can be integrated with strained-silicon, silicon on insulator (SOI), and architectures to improve device characteristics. High-k dielectric can also be combined with thin-film transistor devices^{5–9} and memory devices. ^{10–12} HfO₂ dielectrics have been heavily studied in recent years to replace SiO₂-based dielectrics. ^{13,14} Simultaneously, contemporary input/output (I/O) devices were integrated into the technology. SiO₂ and high-k/metal gate architectures have been incorporated for these I/O devices, which face significant reliability challenges. While there have been a few studies investigating reliability in I/O devices using fast I-V measurement, this study mainly focuses on positive bias stress (PBS) in HfO₂ dielectric I/O n-MOSFETs using fast I-V measurement. The causes of the abnormal threshold-voltage (V_t) shift are explained in this letter.

The HfO₂/metal gate n-channel MOSFETs used in this study were fabricated with a gate first process flow. First, a high quality 1-nm or 3-nm thick thermal oxide was grown as an interlayer. Second, 3 nm of HfO₂ dielectrics were sequentially deposited by atomic layer deposition. Third, 10 nm-thick TiN metal gates were deposited by radio frequency physical vapor deposition because metal gates can eliminate gate

depletion and resist remote phonon scattering. ^{15,16} Next, polycrystalline silicon was deposited as a low resistance gate electrode. Finally, the dopant activation was performed at 1025 °C. During PBS, $I_d\text{-}V_g$ sweep curves using fast I-V technology are measured with 30 mV drain voltage, 0.6 V \sim 1.7 V gate voltage, an integral time of $7\times10^{-6}\text{s}$, a step edge of $5\times10^{-7}\text{s}$, and step number of 10. $I_d\text{-}V_g$ for double sweep fast I-V curves with fixed base level voltage ($V_{base\ level}$) or fixed high level voltage ($V_{high\ level}$) were measured with 30 mV drain voltage, an integral time of $1\times10^{-5}\text{s}$, step edge of $1\times10^{-8}\text{s}$, and step number of 80. In addition, hold time and delay time were both 5 s in order to ensure the steady state in $V_{base\ level}$ and $V_{high\ level}$. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station.

Figure 1(a) shows ΔV_t -log (stress time) characteristic curves with 30 mV drain voltage under PBS over 500 s in HfO₂ (3 mn)/SiO₂ (3 nm) I/O devices using fast I-V measurement. Obviously, it exhibits an abnormal V_t shift in the negative direction after PBS. In addition, V_t shifts more with an increase in the stress voltage (V_{stress}). Figure 1(b) shows subsequent ΔV_t -log (recovery time) characteristic curves after these stress conditions with a recovery voltage (V_{recovery}) of 0 V. Clearly, V_t recovers more after PBS at a larger voltage, with V_t completely recovering at all voltages. Figure 1(c) shows ΔV_t -time under 500 s PBS and 500 s recovery for different stress voltages and the same recovery voltage $(V_{recovery} = 0 \text{ V})$. Distinctly, in conventional (slow) measurement, there is no significant V_t shift for 500 s PBS and 500 s recovery. On the contrary, in fast I-V measurement, there is an apparent V_t shift under these operations. This phenomenon indicates that conventional measurement detects the V_t shift after complete recovery since integral time is too slow to detect V_t degeneration. Figure 1(d) shows ΔV_t -time with $V_{stress} = V_t + 1.3 V$ and $V_{recovery} = 0 V$, 0.8 V, 1.6 V under

¹Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

²Department of Physics, National Sun Yat-Sen University, Kaohsiung 804, Taiwan

³Device Department, United Microelectronics Corporation, Tainan Science Park, Taiwan

a)Electronic mail: tcchang@mail.phys.nsysu.edu.tw




FIG. 1. (a) ΔV_t -log (stress time) characteristic curves under different PBS. (b) ΔV_t -log (recovery time) characteristic curves after different PBS when $V_{recovery} = 0 \, V$. (c) ΔV_t -time under $500 \, s$ PBS and $500 \, s$ recovery with different stress voltages and the same recovery voltage ($V_{recovery} = 0 \, V$). (d) ΔV_t -time with $V_{stress} = V_t + 1.3 \, V$ and $V_{recovery} = 0 \, V$, $0.8 \, V$, $1.6 \, V$ under $500 \, s$ PBS and $500 \, s$ recovery for nine cycles.

 $500 \, s \, PBS$ and $500 \, s$ recovery over nine cycles. With a rise in $V_{\rm recovery}, \ V_t$ recovery decreases. Moreover, after seven stress/recovery cycles, V_t entirely recovers in the eighth and ninth cycles with $V_{\rm recovery} = 0 \, V$. These processes are, therefore, indeed reversible and do not cause any degeneration. Hence, these results suggest that V_t shift after PBS is the consequence of the charge/discharge process in pre-existing high-k bulk traps.

Figure 2(a) shows I_d - V_g with different $V_{high\ level}$ and fixed $V_{base\ level}$ from a fast I-V double sweep measurement with 30 mV drain voltage. Clearly, reverse sweep V_t ($V_{treverse\ sweep}$) is smaller than forward sweep V_t ($V_{troward\ sweep}$). Furthermore, subthreshold swings are similar. Thus,

electrons escape from pre-existing high-k bulk traps to the gate or substrate rather than from interface traps. With an increase in $V_{high\ level}$, forward sweep V_t is invariable while reverse sweep V_t becomes smaller, as well as $|\Delta V_{t,hysteresis}|$ increasing, as shown in the right and left insets of Fig. 2(b), respectively $(\Delta V_{t,hysteresis} = V_{treverse\ sweep} - V_{t,forward\ sweep}).$ Therefore, the higher the $V_{high\ level}$, the more electrons escape from high-k bulk traps. Figure 2(b) shows the I_g - V_g curve at 30 °C. Obviously, gate current is insignificant since the interlayer (SiO_2) is too thick to tunnel through, resulting in channel electrons being unable to inject into high-k bulk traps. For the same reason, electrons in high-k bulk traps also cannot escape to the substrate, leading to only one escape route, that




FIG. 2. (a) I_{d} – V_{g} at different $V_{high\ level}$ and fixed $V_{base\ level}$ using fast I-V double sweep measurement with 30 mV drain voltage. (b) I_{g} – V_{g} curve at 30 °C. The left inset shows $\Delta V_{t,hysteresis}$ - $V_{high\ level}$. The right inset shows V_{t} – $V_{high\ level}$ in forward/reverse sweep. (c) I_{d} – V_{g} with fixed $V_{high\ level}$ and different $V_{base\ level}$ using fast I-V double sweep measurement. (d) V_{t} – $V_{high\ level}$ in forward/reverse sweep. The inset shows $\Delta V_{t,hysteresis}$ – $V_{base\ level}$.

of the metal gate. Figure 2(c) shows $I_d\text{-}V_g$ with fixed V_{high} $_{level}$ and different $V_{base\ level}$ performed by fast I-V double sweep measurement. Forward sweep V_t is larger than reverse sweep V_t , and subthreshold swings are similar. In addition, with a decrease in $V_{base\ level}$, reverse sweep V_t remains the same while forward sweep V_t becomes larger, and $|\Delta V_{t,hysteresis}|$ increases, as shown in Fig. 2(d) and its inset, respectively. Thus, the lower $V_{base\ level}$, the more electrons inject into high-k bulk traps. Moreover, only one inject source, the metal gate, offers electrons injecting into high-k bulk traps in $V_{base\ level}$ due to the insignificant gate current.

Combining the results above with a previous paper investigating trap energy level distribution in HfO₂, which are 0.5 eV, 1 eV, 1.5 eV, 2 eV below conduction band, 17 the energy band diagram of the model for charge/discharge electrons from high-k bulk traps can be acquired, as shown in Fig. 3. Figures 3(a), 3(c), 3(b), and 3(d) show energy band diagrams assuming $V_{base\ level} = -3\ V$, $0\ V$ and $V_{high\ level} = 2\ V$, $3\ V$, respectively. Fixed $V_{base\ level}$ and varied $V_{high\ level}$ are shown in Figs. 3(a), 3(b), and 3(d). When $V_{\text{base level}} = -3 \text{ V}$, electrons injecting from metal gate to high-k bulk traps of 1.5 eV and 2 eV energy level attain a steady state, resulting in an invariable forward sweep V_t. Subsequently, a comparison of Figs. 3(b) and 3(d) indicates that the higher $V_{\mbox{\scriptsize high level}}$, the more electrons escape from bulk traps, leading to a decrease in reverse sweep V_t. For the same reason, varied V_{base level} and fixed V_{high level} are shown in Figs. 3(a), 3(c), and 3(d). When $V_{high\ level} = 3 V$, electrons escaping from high-k bulk traps of 1.5 eV and 2 eV energy level to the metal gate attain a steady state, causing no change in reverse sweep V_t. At this moment when $V_{high\ level} = 3 V$, these bulk traps are empty. Next, electrons inject into bulk traps at V_{base level}. The lower V_{base level}, the more electrons inject to bulk traps, resulting in an increase in forward sweep V_t.

To further understand the transient charge and discharge phenomenon, fitting curves are necessary. The formula is expressed below. In a large-area device, discharge rate of carriers in the high-k bulk traps is given by ^{18–20}

$$Q(x,t) = qN_t(x,0)\exp\left[\frac{-t}{\tau(x)}\right],\tag{1}$$




FIG. 3. The energy band diagram when (a) $V_{base\ level} = -3\ V$, (b) $V_{high\ level} = 2\ V$, (c) $V_{base\ level} = 0\ V$, (b) $V_{high\ level} = 3\ V$.

where $Q(x, t) = qN_t(x,t)$ and is the time-dependent trapped charge density, with τ (x) described in formula (3). ΔV_t induced by carrier discharge from high-k bulk traps can be expressed by

$$\Delta V_t(t) = -\int \frac{Q(x,t)}{C(x)} dx$$

$$= -\int \frac{qN_t(x,0)}{\varepsilon_{HK}} x \left[1 - \exp\left(\frac{-t}{\tau(x)}\right) \right] dx, \qquad (2)$$

where C(x) is the corresponding capacitance for trapped charges located at x from the metal gate/high-k interface to traps and ε_{HK} is permittivity for high-k dielectric. The relationship between tunneling time and distance can be approximated by^{21,22}

$$\tau(x) = \tau_0 \exp(\alpha_k x), \quad \alpha_k = \frac{2\sqrt{2m_{HK}^* q \phi_B}}{\hbar}, \quad (3)$$

where τ_0 is an electron tunneling characteristic time, m_{HK} is carrier effective mass for high-k dielectric, and $q\varphi_B$ is the effective tunneling barrier height. Then formula (3) is substituted into formula (2). Because the double exponential $\exp[-t/\tau(x)] = \exp[(-t/\tau_0) \exp(-\alpha_k x)]$ in the integrand changes abruptly from 0 to 1 around $x = (\alpha_k)^{-1} \ln(t/A)$, it can be approximated by a step function written as²⁰

$$\exp\left[-\frac{t}{\tau_0}\exp(-\alpha_k x)\right] \begin{cases} 0 & \text{for} \quad x \le (\alpha_k)^{-1}\ln\left(\frac{t}{\tau_0}\right) \\ 1 & \text{for} \quad x \ge (\alpha_k)^{-1}\ln\left(\frac{t}{\tau_0}\right). \end{cases}$$
(4)

Assuming $N_t(x,o)$ uniform distribution and combining formulae (2), (3), (4), ΔV_t can be acquired by

$$\Delta V_t(t) \approx -\frac{q}{\varepsilon_{HK}} \int_{0}^{(\alpha_k)^{-1} \ln(\frac{t}{\tau_0})} N_t(x,0) x dx$$
$$= -\frac{qN_t}{\varepsilon_{HK}} \frac{1}{2} \left[\frac{1}{\alpha_k} \ln\left(\frac{t}{\tau_0}\right) \right]^2. \tag{5}$$

With derivative of ΔV_t at t, the formula can be described by

$$\frac{d(\Delta V_t(t))}{dt} \approx -\frac{q}{\varepsilon_{HK}} \frac{1}{\alpha_k} \frac{1}{t} N_t \left[\frac{1}{\alpha_k} \ln(\frac{t}{\tau_0}) \right] = -\frac{q}{\varepsilon_{HK}} \frac{1}{\alpha_k} \frac{1}{t} \left[x_{eff} N_t \right]. \tag{6}$$

Assuming that the process for electrons discharging from high-k bulk traps near the metal gate is too fast to be detected, the distance (x_{eff}) of high-k bulk traps discharging electrons contributing to ΔV_t is average. Variable x_{eff} is the average distance from the metal gate/high-k interface to high-k bulk traps. Next, $\ln(dV_t(t)/dt)$ can be expressed by

$$\ln\left(\frac{d(\Delta V_t(t))}{dt}\right) \approx (-1)\ln(t) + \ln\left(\frac{q}{\varepsilon_{HK}}\frac{1}{\alpha_k}[x_{eff}N_t]\right).$$
 (7)

Figures 4(a) and 4(b) show $\ln(dV_t(t)/dt)-\ln(t)$ fitted by formula (7) from Figs. 1(a) and 1(b), respectively. The stress/recovery




FIG. 4. (a) and (b) shows $ln(dV_t(t)/dt)$ -ln(t) fitted by formula (7) from Figs. 1(a) and 1(b); (c) and (d) shows the $x_{eff}N-V_{stress}$ fitted curves from the intercept of Figs. 4(a) and 4(b) by formula (7).

time range is from 10^{-4} s to 10^{-1} s for fitting curves. Obviously, the slopes in Figs. 4(a) and 4(b) are about -1 for different stress voltages. This means that carriers are charged and discharged by high-k bulk traps via the tunneling mechanism. In addition, the energy levels of these high-k bulk traps are larger than 1 eV. Thus, the charge and discharge path through Frenkel-Poole mechanism can be ruled out. Figures 4(c) and 4(d) show the $x_{eff}N_t$ - V_{stress} fitted curves from the intercept of Figs. 4(a) and 4(b) by formula (7). The parameter for fitting curves of electrons escaping from the bulk traps under PBS in Fig. 4(c) is $m_{HK,e} = 0.03 m_0$, $^{23,24} \varepsilon_{HK} = 25 \varepsilon_0$, and $\phi_{B.e} = \phi_{m,TiN}(4.2 \text{ eV} \sim 4.6 \text{ eV}) - \chi_{HfO2}(2.55 \text{ eV}) = 1.65 \text{ eV} 2.05\,eV.\; \varphi_{m,TiN}$ is assumed to be from about mid-gap $(4.6\,eV)$ to minima of $\phi_{m,TiN}$ (4.2 eV) for n-channel MOSFET.²⁵ The parameter for fitting curves of holes escaping from the bulk traps when $V_{\text{recovery}} = 0 \text{ V}$ in Fig. 4(d) is $m_{\text{HK,h}} = 0.18 m_0$, 26 $\epsilon_{HK}\!=\!25\epsilon_0,$ and $\varphi_{B,h}\!=\!E_g(6\,eV)-\varphi_{B,e}.$ $\varphi_{m,TiN}$ is the metal work function. χ_{HfO2} is the electron affinity in HfO_2 . $\varphi_{B,e}$ and $\phi_{B,h}$ are the effective tunneling barrier height for electron and hole, respectively. m_{HK,e} and m_{HK,h} are the high-k dielectric effective mass for electron and hole, respectively. Clearly, with an increase in V_{stress} , $x_{eff}N_t$ increases. In other words, the amount of carriers charged and discharged by bulk traps increases. This result conforms to the observations above.

Furthermore, the amount of carriers is about $1\times 10^{12} \text{cm}^{-2}$ – $6\times 10^{12} \text{ cm}^{-2}$. According to previous letters, ^{27–29} this is reasonable. In addition, Figs. 4(c) and 4(d) indicate that with a rise in $\varphi_{B,e}$, $\varphi_{B,h}$,and m_{HK} , the amount of carriers contributing to ΔV_t increases. Therefore, the more time for carriers to escape from high-k dielectric, the more carriers can be detected in ΔV_t .

Fig. 5(a) shows I_d - V_g curves with different $V_{high\ level}$ using fast I-V double sweep measurement for the HfO₂(3 nm)/ SiO₂(1 nm) device (standard performance device) when $V_{\text{base level}} = 0 \text{ V}$. Obviously, with an increase in $V_{\text{high level}}$, forward sweep V_t remains the same while reverse sweep V_t becomes larger, and $\Delta V_{t,hysteresis}$ increases, as shown in Fig. 5(a) and its inset, respectively. This is because channel electrons inject into high-k bulk traps, as shown in previous letters. 30,31 Fig. 5(b) shows a comparison of $\Delta V_{t,hysteresis}$ -(t_{rising time} = t_{falling time}) for different devices with a constant electric field $(V_{base level} = V_{FB} - E_1 EOT, V_{high level})$ = $V_{FB} + \psi_s + E_2EOT$). $t_{rising time}$ and $t_{falling time}$ are rising time and falling time, respectively. V_{FB} is the flat band voltage. EOT is the equivalent oxide thickness. E₁ and E₂ are electric fields. ψ_s is surface potential at V_t . The $\Delta V_{t,hysteresis}$ is insignificant in the SiO₂(3 nm) device as the result of there being no charge/ discharge effect. The $\Delta V_{t,hysteresis}$ is negative in value in the HfO₂(3 nm)/SiO₂(3 nm) device due to electrons escaping




FIG. 5. (a) I_{d} - V_{g} for different V_{high} level and fixed V_{base} level from fast I-V double sweep measurement in the $HfO_{2}(3 \text{ nm})$ /SiO₂(1 nm) device. The inset shows $\Delta V_{t,hysteresis} - V_{high}$ level· (b) $\Delta V_{t,hysteresis}$ - ($t_{rising time} = t_{falling time}$) in a comparison of different devices with constant electric field.

from bulk traps to the metal gate, as mentioned previously. On the contrary, $\Delta V_{t,hysteresis}$ is positive in the HfO_2(3 nm) /SiO_2(1 nm) device owing to channel electrons injecting to bulk traps. Moreover, with an increase in $t_{rising\ time} = t_{falling\ time}, |\Delta V_{t,hysteresis}|$ becomes smaller until it disappears for all devices. In other words, $\Delta V_{t,hysteresis}$ is insignificant in conventional (slow) measurement as a consequence of ΔV_t almost wholly recovering during the measurement, as shown in Fig. 1(c).

In summary, V_t shifts abnormally in the negative direction after PBS while using fast I-V measurement due to the electrons' reversible charge/discharge effect in pre-existing high-k bulk traps. In addition, the direction of V_t shift in I/O device is contrary to that in the standard performance device since electrons escape from high-k bulk traps to metal gate by the tunneling mechanism in I/O device rather than channel electrons injecting to bulk traps, owing to the large interlayer thickness. According to these results, the charge/discharge effect is reduced with a decrease in pre-existing high-k bulk traps. In previous literature, 32,33 the method of Zr doping in HfO_2 dielectric efficiently reduced high-k bulk traps in standard performance devices. For this the same reason, the abnormal V_t shift of I/O device performed by fast I-V measurement can be ameliorated by this method.

Part of this work was performed at United Microelectronics Corporation, at National Science Council Core Facilities Laboratory for Nano-Science and Nano-Technology in Kaohsiung-Pingtung area, NSYSU Center for Nanoscience and Nanotechnology. The work was supported by the National Science Council of the Republic of China under Contract No. NSC-102-2120-M-110-001.

- Y. J. Kuo, T. C. Chang, P. H. Yeh, S. C. Chen, C. H. Dai, C. H. Chao, T. F. Young, O. Cheng, and C. T. Huang, Thin Solid Films 517, 1715 (2009).
 C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. C. Chen, C. T. Tsai, W. H. Lo, S. H. Ho, G. Xia, O. Cheng *et al.*, Surf. Coat. Technol. 205, 1470–1474 (2010).
- ³C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, F. Y. Jian, W. H. Lo, S. H. Ho, C. E. Chen, W. L. Chung, J. M. Shih *et al.*, IEEE Electron Device Lett. 32(7), 847–849 (2011).
- ⁴W. H. Lo, T. C. Chang, C. H. Dai, W. L. Chung, C. E. Chen, S. H. Ho, O. Cheng, and C. T. Huang, IEEE Electron Device Lett. **33**(3), 303–305 (2012).
- ⁵L. Y. Su, H. K. Lin, C. C. Hung, and J. J. Huang, J. Disp. Technol. **8**(12), 695–698 (2012).
- ⁶C. J. Chiu, S. P. Chang, and S. J. Chang, IEEE Electron Device Lett. **31**(11), 1245–1247 (2010).
- [']J. S. Lee, S. Chang, S. M. Koo, and S. Y. Lee, IEEE Electron Device Lett. **31**(3), 225–227 (2010).

- ⁸C. T. Tsai, T. C. Chang, S. C. Chen, I. Lo, S. W. Tsao, M. C. Hung, J. J. Chang, C. Y. Wu, and C. Y. Huang, Appl. Phys. Lett. **96**, 242105 (2010).
- ⁹T. C. Chen, T. C. Chang, C. T. Tsai, T. Y. Hsieh, S. C. Chen, C. S. Lin, M. C. Hung, C. H. Tu, J. J. Chang, and P. L. Chen, Appl. Phys. Lett. **97**, 112104 (2010).
- ¹⁰Y. E. Syu, T. C. Chang, T. M. Tsai, Y. C. Hung, K. C. Chang, M. J. Tsai, M. J. Kao, and S. M. Sze, IEEE Electron Device Lett. 32(4), 545–547 (2011).
- ¹¹T. C. Chang, F. Y. Jian, S. C. Chen, and Y. T. Tsai, Mater. Today **14**(12), 608 (2011).
- ¹²M. C. Chen, T. C. Chang, C. T. Tsai, S. Y. Huang, S. C. Chen, C. W. Hu, S. M. Sze, and M. J. Tsai, Appl. Phys. Lett. **96**, 262110 (2010).
- ¹³C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, S. H. Ho, T. Y. Hsieh, W. H. Lo, C. E. Chen, J. M. Shih, W. L. Chung, *et al.*, Appl. Phys. Lett. **99**, 012106 (2011).
- ¹⁴C. H. Dai, T. C. Chang, A. K. Chu, Y. J. Kuo, W. H. Lo, S. H. Ho, C. E. Chen, J. M. Shih, H. M. Chen, B. S. Dai *et al.*, Appl. Phys. Lett. **98**, 092112 (2011).
- ¹⁵W. J. Zhu and T. P. Ma, IEEE Electron Device Lett. **25**(2), 89–91 (2004).
- ¹⁶R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, Electron Devices Lett. 25(6), 408–410 (2004).
- ¹⁷K. Xiong, J. Robertson, M. C. Gibson, and S. J. Clark, Appl. Phys. Lett. 87, 183505 (2005).
- ¹⁸S. H. Ho, T. C. Chang, Y. S. Lu, W. H. Lo, C. E. Chen, J. Y. Tsai, H. M. Chen, C. W. Wu, H. P. Luo, G. R. Liu *et al.*, Appl. Phys. Lett. **101**, 233509 (2012).
- ¹⁹H. Aozasa, I. Fujiwara, A. Nakamura, and Y. Komatsu, Jpn. J. Appl. Phys., Part 1 38(3A), 1441–1447 (1999).
- ²⁰T. Wang, C. T. Chan, C. J. Tang, C. W. Tsai, H. C. H. Wang, M. H. Chi, and D. D. Tang, Trans. Electron Devices 53(5), 1073–1079 (2006).
- ²¹I. Lundström and C. Svensson, J. Appl. Phys. **43**, 5045 (1972).
- ²²T. Wang, N. K. Zous, J. L. Lai, and C. Huang, IEEE Electron Device Lett. 19(11), 411–413 (1998).
- ²³C. Y. Hsu, H. G. Chang, and M. J. Chen, Trans. Electron Devices 58(4),953–959 (2011).
- ²⁴M. J. Chen and C. Y. Hsu, Electron Device Lett. **33**(4), 468–470 (2012).
- ²⁵J. Westlinder, G. Sjöblom, and J. Olsson, Microelectronic Eng. 75, 389–396 (2004).
- ²⁶J. P. Chiu, Y. H. Liu, H. D. Hsieh, C. W. Li, M. C. Chen, and T. Wang, Trans. Electron Devices 60(3), 978–984 (2013).
- ²⁷M. B. Zahid, L. Pantisano, R. Degraeve, M. Aoulaiche, L. Trojman, I. Ferain, and E. S. Andrés, VLSI Technol. 2007, 32–33.
- ²⁸H. Hamamura, T. Ishida, T. Mine, Y. Okuyama, D. Hisamoto, Y. Shimamoto, S. Kimura, and K. Torii, in *Reliability Physics Symposium* (*IRPS*) (2008), pp. 412–416.
- ²⁹Y. Han, Z. Huo, X. Yang, X. Li, G. Chen, D. Zhang, C. Wang, Z. Liu, T. Ye, M. Liu *et al.*, in *Memory Workshop (IMW)* (2013), pp. 108–111.
- ³⁰Y. Liu, A. Shanware, L. Colombo and R. Dutton, IEEE Electron Device Lett. 27(6), 489–491 (2006).
- ³¹M. Cho, B. Kaczer, T. Kauerauf, L. Ragnarsson, and G. Groeseneken, IEEE Electron Device Lett. 34(5) 593–595 (2013).
- ³²H. S. Jung, S. A. Lee, S. h. R. ha, S. Y. Lee, H. K. Kim, D. H. Kim, K. H. Oh, J. M. Park, W. H. Kim, M. W. Song *et al.*, IEEE Trans. Electron Devices 58(7), 2094 (2011).
- ³³D. H. Triyoso, R. I. Hegde, J. K. Schaeffer, R. Gregory, X. D. Wang, M. Canonico, D. Roan, E. A. Hebert, K. Kim, J. Jiang *et al.*, J. Vac. Sci. Technol. B 25(3), 845 (2007).