Home Search Collections Journals About Contact us My IOPscience

Low interface trap density  $AI_2O_3/In_{0.53}Ga_{0.47}As$  MOS capacitor fabricated on MOCVDgrown InGaAs epitaxial layer on Si substrate

This content has been downloaded from IOPscience. Please scroll down to see the full text. 2014 Appl. Phys. Express 7 041202 (http://iopscience.iop.org/1882-0786/7/4/041202) View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11 This content was downloaded on 25/12/2014 at 03:06

Please note that terms and conditions apply.

## Low interface trap density $AI_2O_3/In_{0.53}Ga_{0.47}As$ MOS capacitor fabricated on MOCVD-grown InGaAs epitaxial layer on Si substrate

Yueh-Chin Lin<sup>1</sup>, Mao-Lin Huang<sup>2</sup>, Chen-Yu Chen<sup>1</sup>, Meng-Ku Chen<sup>2</sup>, Hung-Ta Lin<sup>2</sup>, Pang-Yan Tsai<sup>2</sup>, Chun-Hsiung Lin<sup>2</sup>, Hui-Cheng Chang<sup>2</sup>, Tze-Liang Lee<sup>2</sup>, Chia-Chiung Lo<sup>2</sup>, Syun-Ming Jang<sup>2</sup>, Carlos H. Diaz<sup>2</sup>, He-Yong Hwang<sup>2</sup>, Yuan-Chen Sun<sup>2</sup>, and Edward Yi Chang<sup>1,3\*</sup>

<sup>1</sup>Institute of Materials Science and Engineering, National Chiao-Tung University, Hsinchu 30010, Taiwan, R.O.C. <sup>2</sup>Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu 300, Taiwan, R.O.C. <sup>3</sup>Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 30010, Taiwan, R.O.C. E-mail: edc@mail.nctu.edu.tw

Received January 17, 2014; accepted March 15, 2014; published online April 1, 2014

A low interface trap density ( $D_{it}$ ) Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As/Si MOS capacitor fabricated on an In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure layer directly grown on a 300 mm on-axis Si(100) substrate by MOCVD with a very thin buffer layer is demonstrated. Compared with the MOS capacitors fabricated on the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer grown on the lattice-matched InP substrate, the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors fabricated on the Si substrate exhibit excellent capacitance–voltage characteristics with a small frequency dispersion of approximately 2.5%/decade and a low interface trap density  $D_{it}$  close to 5.5 x 10<sup>11</sup> cm<sup>-2</sup> eV<sup>-1</sup>. The results indicate the potential of integrating high-mobility InGaAs-based materials on a 300 mm Si wafer for post-CMOS device application in the future. © 2014 The Japan Society of Applied Physics

 $n_xGa_{1-x}As$ -based devices have been considered as promising candidates to replace traditional Si devices for high-performance low-power logic application owing to the high mobility of the material.<sup>1-5)</sup> The outstanding performance of In<sub>x</sub>Ga<sub>1-x</sub>As-based MOS devices on an InP substrate grown by molecular beam epitaxy (MBE) has been reported.<sup>6–8)</sup> However, the InP substrate is expensive, fragile, and available only in small sizes, and has less mature process technology than the Si substrate.<sup>9)</sup> Therefore, the integration of the  $In_xGa_{1-x}As$  material on the Si substrate is desirable for future high-performance low-power logic devices.<sup>10–13)</sup> Overcoming the large lattice and thermal coefficient mismatches between the  $In_xGa_{1-x}As$  material and the Si substrate is the key issue for the growth of a high-quality  $In_xGa_{1-x}As$ epitaxial layer on the Si substrate. The growth of high-quality  $In_xGa_{1-x}As$  on the Si substrate using  $In_xGa_{1-x}As$  and  $Si_xGe_{1-x}$  buffer layers has been reported.<sup>14–16)</sup> In this work, Al2O3/In0.53Ga0.47As MOSCAPs fabricated on an In0.53-Ga<sub>0.47</sub>As layer grown by metal organic chemical vapor deposition (MOCVD) on 300 mm on-axis Si substrates using an InP/GaAs metamorphic buffer layer are reported. The excellent electrical characteristics of the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>-As/Si MOS capacitors demonstrate the potential of integrating InGaAs-based high-mobility transistors on a 300 nm Si substrate for post-CMOS application.

The In<sub>0.53</sub>Ga<sub>0.47</sub>As-based heterostructure was grown by MOCVD on a 300 mm (12 in.) on-axis Si(100) substrate. First, the GaAs buffer layer was grown on Si. Then, an InP layer, which is lattice-matched to In<sub>0.53</sub>Ga<sub>0.47</sub>As, was grown on the GaAs buffer. Finally, a Si-doped In<sub>0.53</sub>Ga<sub>0.47</sub>As layer was grown on top of the InP layer. The cross-sectional transmission electron microscopy (TEM) image in Fig. 1(a) shows the cross section of the grown epitaxial structure; the total GaAs/InP metamorphic buffer layer was about 840 nm thick, which is the thinnest buffer for the growth of  $In_{0.53}$ -Ga<sub>0.47</sub>As on a Si substrate reported to date. The misfits and threading dislocations were predominantly trapped within the GaAs buffer layer, and much less threading dislocations were found inside the InP layer. The dislocation density in the  $In_{0.53}Ga_{0.47}As$  channel layer was  $(2-3) \times 10^9 \text{ cm}^{-2}$ , as estimated from X-ray diffraction (XRD) (004) ω-FWHM using the Ayers model.<sup>17)</sup> The high-resolution TEM image in



**Fig. 1.** (a) Cross-sectional TEM image of  $In_{0.53}Ga_{0.47}As$  heterostructure on Si. The metamorphic GaAs/InP buffer in this work has a total thickness of 0.84 µm. (b) High-resolution TEM image of top InGaAs channel.

Fig. 1(b) also reveals the good crystal quality of the top  $In_{0.53}Ga_{0.47}As$  layer. The surface morphology of the  $In_{0.53}$ -Ga<sub>0.47</sub>As heterostructure was measured by atomic force microscopy (AFM), and the rms was 1.94 nm across a 5 × 5  $\mu$ m<sup>2</sup> area, which is in the same range as previously reported for the InGaAs/InP/GaAs heterostructure grown on Si.<sup>18</sup> Figure 2 shows Hall mobility as a function of carrier concentration for the Si-doped  $In_{0.53}Ga_{0.47}As$  heterostructure grown on Si. The  $In_{0.53}Ga_{0.47}As$  heterostructure grown on Si. The  $In_{0.53}Ga_{0.47}As$  heterostructure grown on Si the In $_{0.53}Ga_{0.47}As$  heterostructure grown on Si the Si the

 $Al_2O_3$  was deposited epitaxially by atomic layer deposition (ALD) on the  $In_{0.53}Ga_{0.47}As$  on a Si substrate for MOSCAP fabrication. The MOSCAP device process includes surface treatment, oxide deposition, gate metal deposition, and Ohmic contact formation. First, the wafers were cleaned in 1% HF solution for 3 min, then loaded into the ALD system for the oxide deposition, and the  $Al_2O_3$  (8 nm) layer was deposited at 300 °C. After that, the films were annealed at different temperatures in nitrogen gas for 10 min to optimize the postdeposition annealing (PDA) temperature. Then, Ni/Au was deposited using an electron beam evaporator as the gate contact metal. Finally, the oxide in the Ohmic area was removed using 1% HF. Then, Au/Ge/Ni/Au was



Fig. 2. Hall mobility of  $In_{0.53}Ga_{0.47}As$  as a function of doping concentration. The  $In_{0.53}Ga_{0.47}As$  layers were grown on InP by MBE and MOCVD.

deposited using the electron beam evaporator on an  $In_{0.53}$ -Ga<sub>0.47</sub>As layer and annealed at 250 °C for 30 s for Ohmic contact formation.

X-ray photoelectron spectroscopy (XPS) was used to determine the Al<sub>2</sub>O<sub>3</sub>/InGaAs interface chemistry. The As 3d, Ga  $2p_{3/2}$ , and In  $3d_{5/2}$  XPS spectra of the samples with different PDA temperatures and doping concentrations were investigated. No clear increase in the number of As–O and In–O bonds was observed when the PDA temperature was increased from 400 to 500 °C for n-In<sub>0.53</sub>Ga<sub>0.47</sub>As grown on a wafer with a Si doping concentration of  $1.7 \times 10^{17}$  cm<sup>-3</sup>, as shown in Fig. 3. However, the number of Ga–As bonds was reduced when the annealing temperature was increased.

Ga–As bonds changed into Ga<sub>2</sub>O<sub>3</sub> and GaO bonds when the annealing temperature was increased from 400 to 500 °C, as shown in Fig. 3. The same results were obtained for the n-In<sub>0.53</sub>Ga<sub>0.47</sub>As epitaxial layers grown on Si substrate wafers with  $8.0 \times 10^{16}$  and  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si doping concentrations. This indicates that atomic interdiffusion between the oxide layer and the underlying semiconductor occurred during the 500 °C annealing.

Figure 4 shows the  $C/C_{\rm max}-V$  curves at 1 kHz and 1 MHz for the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs on the Si substrate with various Si doping concentrations for the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer (8.0 × 10<sup>16</sup>, 1.7 × 10<sup>17</sup>, and 6.2 × 10<sup>17</sup> cm<sup>-3</sup>), and the PDA temperatures were 400 and 500 °C.  $C_{\rm min}$  depends on the maximum width of the depletion region  $W_{\rm Dm}$  under steadystate condition.  $C_{\rm min}$  can be obtained as

$$C_{\min} = \frac{\varepsilon_{\rm s} \varepsilon_{\rm i}}{\varepsilon_{\rm s} d + \varepsilon_{\rm i} W_{\rm Dm}},\tag{1}$$

where  $\varepsilon_i$  and  $\varepsilon_s$  are the permittivities of the insulator and semiconductor, respectively, and  $W_{Dm}$  can be calculated as

$$W_{\rm Dm} \approx \sqrt{\frac{4\varepsilon_{\rm s}kT\ln(N_{\rm D}/n_{\rm i})}{q^2N_{\rm D}}}.$$
 (2)

Here,  $N_{\rm D}$  is the donor concentration. According to these equations,  $C_{\rm min}$  increases if  $W_{\rm Dm}$  decreases, which occurs when the doping concentration is increased, and  $C_{\rm min}$  also increases when the doping concentration increases for the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs on the Si substrate, as shown in Fig. 4. Furthermore, Eq. (3) shows the interface trap density ( $D_{\rm it}$ ), which was obtained by the high-low-frequency capacitance method.



Fig. 3. XPS spectra of Ga  $2p_{3/2}$ , As 3d, and In  $3d_{5/2}$  after  $Al_2O_3/In_{0.53}Ga_{0.47}As$  was annealed at 400 and 500 °C; the Si doping concentration of the n-In<sub>0.53</sub>Ga<sub>0.47</sub>As layer is  $1.7 \times 10^{17}$  cm<sup>-3</sup>.



Fig. 4.  $C/C_{\text{max}}-V$  curves at 1 kHz and 1 MHz for (a)  $8.0 \times 10^{16}$ , (b)  $1.7 \times 10^{17}$ , and (c)  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors with PDA temperatures of 400 and 500 °C.



Fig. 5. C-V curves for (a)  $8.0 \times 10^{16}$ , (b)  $1.7 \times 10^{17}$ , and (c)  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors with PDA temperature of 400 °C (diode area A:  $1.96 \times 10^{-5}$  cm<sup>2</sup>).



Fig. 6. Normalized parallel conductance contour map for  $8.0 \times 10^{16}$ ,  $1.7 \times 10^{17}$ , and  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors with PDA temperature of 400 °C. The lines indicate the local  $G_p/\omega$  maxima and trace of surface Fermi level.



Fig. 7.  $G_p/wqA$  (A:  $1.96 \times 10^{-5}$  cm<sup>2</sup>) vs frequency curves at different gate biases after 400 °C PDA for  $8.0 \times 10^{16}$ ,  $1.7 \times 10^{17}$ , and  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors.

$$D_{\rm it} = \frac{\Delta C}{q^2} \left( 1 - \frac{C_{\rm HF} + \Delta C}{C_{\rm i}} \right)^{-1} \left( 1 - \frac{C_{\rm HF}}{C_{\rm i}} \right)^{-1}$$
(3)

Here,  $C_i$  is the insulator capacitance and  $\Delta C = C_{\rm LF} - C_{\rm HF}$ ;  $C_{\rm LF}$  is the low-frequency capacitance and  $C_{\rm HF}$  is the high-frequency capacitance. However, the  $D_{\rm it}$  dependence on  $\Delta C$  is as shown by Eq. (3).  $\Delta C$  increases with higher PDA temperature in this case, indicating that the number of Garelated oxides increased at the surface between the semiconductor and the oxide when the PDA temperature was increased from 400 to 500 °C, as shown in Fig. 3, and the annealing also results in higher  $D_{\rm it}$ .

Figure 5 shows the multifrequency C-V curves for the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs on the Si substrate with a PDA temperature of 400 °C. Small frequency dispersions of 2.74, 2.52, and 2.37%/decade were achieved owing to fewer border traps caused by the decrease in the amount of Ga

oxides, and excellent hystereses of 76, 65, and 84 mV were observed for the  $8.0 \times 10^{16}$ ,  $1.7 \times 10^{17}$ , and  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As layers, respectively, owing to the reduction in oxide-related traps when the PDA temperature was 400 °C. Figure 6 shows the map of normalized parallel conductance  $[(G_p/\omega)/Aq]$ , with contour lines at 300 K as a function of frequency and gate bias for the Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>-Ga<sub>0.47</sub>As MOSCAP on the Si substrate.  $G_p$ ,  $\omega$ , A, and q are the parallel conductance, angular frequency, gate area, and elemental charge, respectively. From the figure, the conductance peak maximum shifts to a frequency of 1 kHz, which indicates that the movement of the Fermi level into the lower part (the energy position is less than 0.375 eV for  $E - E_v$ ) of the InGaAs band gap is possible.<sup>21</sup>

Figure 7 shows  $G_p/wqA$  vs frequency plots for Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs on the Si substrate with PDA at 400 °C. For interface trap analysis, Eq. (4) can be achieved

**Table I.**  $D_{it}$  values (cm<sup>-2</sup> eV<sup>-1</sup>) for Al<sub>2</sub>O<sub>3</sub> (8 nm) on  $8.0 \times 10^{16}$ ,  $1.7 \times 10^{17}$ , and  $6.2 \times 10^{17}$  cm<sup>-3</sup> Si-doped n-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors with PDA temperatures of 400 and 500 °C.

	Doping concentration $N$ (cm <sup>-3</sup> )		
	$8.0 \times 10^{16}$	$1.7 \times 10^{17}$	$6.2 \times 10^{17}$
PDA 400 °C	$5.80 \times 10^{11}$	$5.87 \times 10^{11}$	$5.44 \times 10^{11}$
PDA 500 °C	$1.45 \times 10^{12}$	$1.56 \times 10^{12}$	$1.62 \times 10^{12}$

using the equivalent circuit of a MOS capacitor for interface traps with a single energy level in the band gap:

$$\frac{G_{\rm p}}{\omega} = \frac{q\omega\tau_{\rm it}D_{\rm it}}{1+(\omega\tau_{\rm it})^2} \tag{4}$$

Here,  $G_p$  is the parallel conductance,  $\omega = 2\pi f$  (*f* is the measurement frequency), and  $\tau_{it}$  is the interface trap time constant. Interface traps at the oxide and semiconductor interface, however, are continuously distributed in energy throughout the semiconductor band gap, leading to a time constant dispersion and giving the normalized conductance as

$$\frac{G_{\rm p}}{\omega} = \frac{qD_{\rm it}}{2\omega\tau_{\rm it}}\ln[1+(\omega\tau_{\rm it})^2].$$
(5)

 $G_{\rm p}/\omega$  is maximum at  $\omega \approx 2/\tau_{\rm it}$  and  $D_{\rm it}$  is estimated by multiplying the normalized conductance peak value with a factor of 2.5 as<sup>22)</sup>

$$D_{\rm it} = 2.5 \left(\frac{G_{\rm p}}{\omega q A}\right)_{\rm max}.$$
 (6)

Table I shows the comparison of  $D_{it}$  values for the three samples with different doping concentrations and with PDA at 400 and 500 °C. The similar  $D_{it}$  distribution with comparable mid-gap (above  $E_v$  0.3 to 0.42 eV)  $D_{it}$  values of  $5.5 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> for the MOSCAPs on the Si substrate and the In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs on the InP substrate indicates that the qualities of the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer on the Si substrate in this study and the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer grown on the InP substrate in previous reports are the same.<sup>23)</sup>  $D_{it}$ increased when the PDA temperature was increased to 500 °C; this phenomenon is consistent with the results of the XPS spectra. Thus, the increase in the number of Ga-related oxides at the surface results in  $D_{it}$  increase.

In summary, an  $In_{0.53}Ga_{0.47}As$  heterostructure has been successfully grown on a 300 mm on-axis Si(100) substrate by MOCVD. The Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs fabricated on the Si substrate show excellent capacitance–voltage characteristics with a small frequency dispersion of approximately 2.5%/decade and a low  $D_{it}$  in the range of  $5 \times 10^{11}$ cm<sup>-2</sup> eV<sup>-1</sup>. The data are comparable to that of the Al<sub>2</sub>O<sub>3</sub>/  $In_{0.53}Ga_{0.47}As$  MOSCAP grown on the lattice-matched InP substrate. The results demonstrate the potential of integrating an InGaAs-based material on a 12 in. Si substrate by MOCVD for future high-performance low-power logic device applications and mainstream manufacturing.

Acknowledgment This work was sponsored by the NCTU-UCB I-RiCE program, TSMC, and National Science Council, Taiwan, under Grant No. NSC103-2911-I-009-302.

- Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, and P. D. Ye, IEEE Electron Device Lett. 28, 935 (2007).
- N. Goel, P. Majhi, C. O. Chui, W. Tsai, D. Choi, and J. S. Harris, Appl. Phys. Lett. 89, 163517 (2006).
- 3) Y. Xuan, Y. Q. Wu, and P. D. Ye, IEEE Electron Device Lett. 29, 294 (2008).
- 4) Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk, Appl. Phys. Lett. 88, 263518 (2006).
- C. L. Hinkle, E. M. Vogel, P. D. Ye, and R. M. Wallace, Curr. Opin. Solid State Mater. Sci. 15, 188 (2011).
- 6) H. D. Trinh, E. Y. Chang, P. W. Wu, Y. Y. Wong, C. T. Chang, Y. F. Hsieh, C. C. Yu, H. Q. Nguyen, Y. C. Lin, K. L. Lin, and M. K. Hudait, Appl. Phys. Lett. 97, 042903 (2010).
- 7) L. K. Chu, C. Merckling, A. Alian, J. Dekoster, J. Kwo, M. Hong, M. Caymax, and M. Heyns, Appl. Phys. Lett. 99, 042908 (2011).
- 8) T. D. Lin, Y. H. Chang, C. A. Lin, M. L. Huang, W. C. Lee, J. Kwo, and M. Hong, Appl. Phys. Lett. 100, 172110 (2012).
- Y. M. Kim, M. Dahlstrom, S. Lee, M. J. W. Rodwell, and A. C. Gossard, Solid-State Electron. 46, 1541 (2002).
- 10) M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, IEDM Tech. Dig., 2007, p. 625.
- 11) N. Mukherjee, J. Boardman, B. Chu-Kung, G. Dewey, A. Eisenbach, J. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, M. Radosavljevic, T. Stewart, H. W. Then, P. Tolchinsky, and R. Chau, IEDM Tech. Dig., 2011, 35.1.
- N. Waldron, D.-H. Kim, and J. A. del Alamo, IEEE Trans. Electron Devices 57, 297 (2010).
- 13) H. Q. Nguyen, H. D. Trinh, E. Y. Chang, C. T. Lee, S. Y. Wang, H. W. Yu, C. H. Hsu, and C. L. Nguyen, IEEE Trans. Electron Devices 60, 235 (2013).
- 14) R. J. W. Hill, C. Park, J. Barnett, J. Price, J. Huang, N. Goel, W.-Y. Loh, J. Oh, C. E. Smith, P. Kirsch, P. Majhi, and R. Jammy, IEDM Tech. Dig., 2010, 6.2.
- 15) S. Datta, G. Dewey, J. M. Fastenau, M. K. Hudait, D. Loubychev, W. K. Liu, M. Radosavljevic, W. Rachmady, and R. Chau, IEEE Electron Device Lett. 28, 685 (2007).
- 16) M. E. Groenert, C. W. Leitz, A. J. Pitera, V. Yang, H. Lee, R. J. Ram, and E. A. Fitzgerald, J. Appl. Phys. 93, 362 (2003).
- 17) J. E. Ayers, J. Cryst. Growth 135, 71 (1994).
- 18) M. Li, H. Li, C. W. Tang, and K. M. Lau, IEEE Electron Device Lett. 33, 498 (2012).
- 19) K. Y. Cheng and A. Y. Cho, J. Appl. Phys. 53, 4411 (1982).
- 20) D. Cui, S. M. Hubbard, D. Pavlidis, A. Eisenbach, and C. Chelli, Semicond. Sci. Technol. 17, 503 (2002).
- 21) G. Brammertz, H. C. Lin, K. Martens, D. Mercier, S. Sioncke, A. Delabie, W. E. Wang, M. Caymax, M. Meuris, and M. Heyns, Appl. Phys. Lett. 93, 183504 (2008).
- 22) D. K. Schroder, Semiconductor Material and Device Characterization (Wiley, New York, 2006).
- 23) H. D. Trinh, G. Brammertz, E. Y. Chang, C. I. Kuo, C. Y. Lu, Y. C. Lin, H. Q. Nguyen, Y. Y. Wong, B. T. Tran, K. Kakushima, and H. Iwai, IEEE Electron Device Lett. 32, 752 (2011).