

Effect of annealing processes on the electrical properties of the atomic layer deposition

$\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal oxide semiconductor capacitors

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2014 Jpn. J. Appl. Phys. 53 04EF04

(<http://iopscience.iop.org/1347-4065/53/4S/04EF04>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 25/12/2014 at 03:10

Please note that [terms and conditions apply](#).

## Effect of annealing processes on the electrical properties of the atomic layer deposition Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As metal oxide semiconductor capacitors

Quang-Ho Luc<sup>1</sup>, Edward Yi Chang<sup>1,2\*</sup>, Hai-Dang Trinh<sup>1</sup>, Hong-Quan Nguyen<sup>1</sup>, Binh-Tinh Tran<sup>1</sup>, and Yueh-Chin Lin<sup>1</sup>

<sup>1</sup>Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

<sup>2</sup>Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

E-mail: edc@mail.nctu.edu.tw

Received September 23, 2013; revised November 3, 2013; accepted November 11, 2013; published online February 5, 2014

The influence of different annealing processes including post deposition annealing (PDA) and post metallization annealing (PMA) with various temperatures (250–400 °C) and ambient [N<sub>2</sub> and forming gas (FG)] on the electrical characteristics of Pt/Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs are systematically studied. Comparing to samples underwent high PDA temperature, the higher leakage current has been observed for all of samples underwent high PMA temperature. This has resulted in the degradation of capacitance–voltage (*C–V*) behaviors. In conjunction with the current–voltage (*J–V*) measurement, depth profiling Auger electron spectroscopy (AES) and high-resolution transmission electron microscopy (HRTEM) analyses evidence that the out-diffusion of metal into oxide layer is the main source of leakage current. The noticeable passivation effect on the Al<sub>2</sub>O<sub>3</sub>/InGaAs interface has also been confirmed by the samples that underwent PDA process. © 2014 The Japan Society of Applied Physics

### 1. Introduction

Among a variety of III–V compound semiconductors, In<sub>x</sub>Ga<sub>1–x</sub>As is one of the most potential candidates for high mobility channel in the future complementary metal–oxide–semiconductor (CMOS) technology.<sup>1,2</sup> However, the inherent poor quality of high-*k*/III–V semiconductor interface is still a critical issue that needs to be overcome. Great efforts have been focused on reducing typically high trap density at the interface between high-*k* materials and III–V semiconductor layer and some solutions were proposed in the literature such as interfacial passivation layer,<sup>3–6</sup> atomic layer deposition (ALD) of high-*k* layers,<sup>7–16</sup> chemical surface treatment,<sup>17–19</sup> or in-situ “self-cleaning” effect of trimethylaluminum (TMA).<sup>20–22</sup> Furthermore, forming gas annealing (FGA) was also reported in passivation both oxide border traps and interface defects which resulted in significant reduction of interface trap density (*D*<sub>it</sub>).<sup>23–25</sup> Recently, Hu et al. reported on the special benefits of using FGA process to improve Al<sub>2</sub>O<sub>3</sub>/InGaAs interface quality and the leakage current.<sup>26</sup> In this work, the densification of oxide layer when samples were post metallization annealed at high temperature was found to be a root cause of high gate leakage current.<sup>26</sup> To verify this claim, we have designed a series of experiments with various annealing processes including post deposition annealing (PDA) and post metallization annealing (PMA) on the Al<sub>2</sub>O<sub>3</sub>/InGaAs structure. The results show that samples with high PDA- but low PMA-temperature exhibit good capacitance–voltage (*C–V*) behavior and low gate leakage current. On the other hand, samples with high PMA temperature reveal very high leakage current regardless of annealing in N<sub>2</sub> or FG ambient. In conjunction with depth profiling Auger electron spectroscopy (AES) and high-resolution transmission electron microscopy (HRTEM) analyses, we come to a conclusion that the diffusion of gate metal into oxide layer at high annealing temperature is the most likely origin of higher leakage current in Al<sub>2</sub>O<sub>3</sub>/InGaAs structure.

### 2. Experiment

The wafers used in this study were solid source molecular beam epitaxial grown 100 nm n-In<sub>0.53</sub>Ga<sub>0.47</sub>As layer (5 × 10<sup>17</sup>/cm<sup>3</sup> doping) on n<sup>+</sup>-InP substrates. Prior to surface


**Table I.** List of samples with annealing processes of different ambient and annealing temperatures.

Sample	PDA process	Gate metal	Backside Ohmic	PMA process
PDA-400-N <sub>2</sub>	400 °C in N <sub>2</sub> for 5 min			250 °C in N <sub>2</sub> for 30 s
PDA-400-FG	400 °C in FG for 5 min			250 °C in N <sub>2</sub> for 30 s
PMA-300-N <sub>2</sub>	N/A	Pt	Au/Ge/Ni/Au	300 °C in N <sub>2</sub> for 5 min
PMA-350-N <sub>2</sub>	N/A			350 °C in N <sub>2</sub> for 5 min
PMA-400-N <sub>2</sub>	N/A			400 °C in N <sub>2</sub> for 5 min
PMA-400-FG	N/A			400 °C in FG for 5 min

treatment, the samples were degreased in acetone and isopropanol at room temperature. The HCl treatment was used as chemical surface passivation by dipping samples in HCl : H<sub>2</sub>O (1 : 10) solution for 2 min followed by rinsing in deionized (DI) water. After drying with blowing N<sub>2</sub>, the samples were loaded into ALD chamber (Cambridge Nano-Tech Fiji-202 DCS) for Al<sub>2</sub>O<sub>3</sub> deposition. The in-situ TMA pretreatments was done by applying ten cycles of TMA/Ar (half an ALD cycle) followed by the growth of 90 cycles of Al<sub>2</sub>O<sub>3</sub> films. During both TMA pretreatment and deposition processes, the substrate temperature was kept at 250 °C. After oxide deposition, two series of samples with different annealing processes were performed as described in Table I. In PDA series, samples were annealed with PDA process at 400 °C in N<sub>2</sub> or in FG for 5 min followed by gate metal and back side ohmic contact depositions and finished with PMA at low temperature of 250 °C in N<sub>2</sub> for 30 s. Samples of PMA series were deposited with gate metal and back side ohmic contact right after oxide deposition and followed by PMA at 300 °C, 350 °C, 400 °C in N<sub>2</sub> or 400 °C in FG for 5 min. The gate and back side ohmic metals were formed with electron beam evaporation of Pt and Au/Ge/Ni/Au, respectively.

### 3. Results and discussion


The *C–V* and current density–voltage (*J–V*) characteristics



**Fig. 1.** (Color online) Bidirectional  $C-V$  characteristics of samples measured at a frequency of 1 MHz. (a) PMA at 300 °C in  $N_2$  for 5 min. (b) PMA at 350 °C in  $N_2$  for 5 min. (c) PMA at 400 °C in  $N_2$  for 5 min. (d) PMA at 400 °C in FG for 5 min. (e) PDA at 400 °C in  $N_2$  for 5 min. (f) PDA at 400 °C in FG for 5 min.

were conducted by using an HP4284A LCR meter and a Keithley 4200 semiconductor analyzer system, respectively. Figure 1 shows the bidirectional  $C-V$  responses at 1 MHz of Pt/ $Al_2O_3$ / $In_{0.53}Ga_{0.47}As$  structures fabricated with different PDA and PMA processes. In general, the hysteresis near flat band of the samples annealed at 400 °C is smaller than that of the samples annealed at lower temperatures. Annealing in FG always results in larger reduction in hysteresis as compared to annealing in  $N_2$  ambient, which is in consistent with report in Ref. 26. For the samples annealed at 400 °C, it is apparent that PDA step is more effective than PMA step which is demonstrated by the better  $C-V$  properties of PDA samples (Fig. 1). From Figs. 1(d) and 1(f), the PMA-400-FG sample after being treated in FG ambient still has significant hysteresis value ( $\sim 92$  mV), whereas, the PDA-400-FG sample exhibits the smallest  $C-V$  hysteresis value of only 40 mV illustrating a good interface quality of FG process.

Figure 2 shows the multi-frequency  $C-V$  characteristics of the samples PDA-400- $N_2$  and PDA-400-FG respectively. Both two samples exhibit good electrical characteristics of distinct accumulation/depletion regions and small frequency dispersion in accumulation region which are comparable with those of previous studies.<sup>27-29</sup> The  $C-V$  inversion behaviors of the two samples are nearly flat which implies that the minority carriers are nearly free from interfaces trapping.<sup>30</sup> The sample PDA-400-FG exhibits smaller frequency dispersion (2.55% per decade) than that of the sample PDA-400- $N_2$  (3% per decade). The frequency dispersion in the accumulation region is dominated by the response of border traps and the inversion *hump* reveals the interaction between minority carrier and interface states are well known.<sup>24,31,32</sup> On the basis of these facts, the small accumulation frequency dispersion and the small inversion *hump* in the multi-frequency  $C-V$  response of the sample PDA-400-FG represent a reduction of both border traps and interfaces states in this sample. Compare to PDA-400- $N_2$  sample, a slightly reduction of maximum capacitance value was observed for PDA-400-FG sample. It may be due to the incorporation of hydrogen into  $Al_2O_3$  during annealing



**Fig. 2.** (Color online) Multifrequency  $C-V$  characteristics of  $Al_2O_3/In_{0.53}Ga_{0.47}As$  MOS capacitors. (a) PDA-400- $N_2$  sample with frequency dispersion value of 3% at a gate bias of 2 V. (b) PDA-400-FG sample with frequency dispersion value of 2.55% at a gate bias of 2 V.


process which resulted in the reduction of dielectric value of the  $Al_2O_3$ .<sup>24,25</sup>

In recent studies, the conductance method is proposed as a reliable method for extracting the interface state density in high- $k/In_{0.53}Ga_{0.47}As$  structures.<sup>33,34</sup> The  $D_{it}$  value is estimated by the maximum normalized parallel conductance peak,  $(G_p/\omega)_{max}$ , and is defined as

$$D_{it} = \frac{2.5}{Aq} \left[ \frac{\omega C_{ox}^2 G_m}{G_m^2 + \omega^2 (C_{ox} - C_m)^2} \right],$$

where  $A$  is the device area,  $\omega$  is the applied angular frequency,  $C_m$  and  $G_m$  are the measured capacitance and conductance, respectively. Applying this method, the interface trap densities at trap energy level of 0.2 eV below the conduction band edge ( $E_c$ ) is extracted to be  $1.5 \times 10^{12}$  and  $1.375 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  for the samples PDA-400- $N_2$  and PDA-400-FG, respectively. Obviously, the low  $D_{it}$  values indicate an essentially unpinned Fermi level which is in agreement with the best  $C-V$  characteristics of the samples underwent PDA process.


The  $J-V$  characteristics of the samples in Fig. 3 clearly show that the leakage current densities of the PMA samples are approximately six orders of magnitude higher than that of the PDA samples regardless of annealing ambient. The very large leakage currents in the samples with high PMA temperature lead to the worse  $C-V$  characteristics. In contrast, the PDA step could improve the  $Al_2O_3/InGaAs$  interface and oxide qualities, thus, samples experienced this step reveal a



**Fig. 3.** (Color online) Leakage current density versus gate bias ( $J$ - $V$ ) of samples with various annealing processes.

low leakage current since the leakage current is dominated by trap-assisted tunneling conduction mechanism at low electric field region.<sup>35</sup> These observations strongly suggested that the sequence of thermal treatment does have a pronounced influence on electrical properties of the structures. Actually, the impact of thermal treatment sequence is even more significant than that of the annealing ambient as can be evidenced from the gate leakage current of samples PDA-400-N<sub>2</sub> versus PMA-400-FG. The low and stable gate leakage current densities of the PDA samples as compared to the PMA samples in spite of the identical annealing temperature reveals that the leakage current of samples annealed at high temperature is not originated from the densification of oxide layer as proposed in Ref. 26. Indeed, if densification of oxide layer is the cause, then the leakage currents of these samples are expected to be similar. However, it was not the case as proved clearly in Fig. 3. In our opinion, the high leakage current in all PMA samples could only be explained by the diffusion of gate metal into oxide layer during long time and high temperature PMA process.

In order to verify the metal diffusion into Al<sub>2</sub>O<sub>3</sub> due to PMA process, HRTEM study was performed. Figures 4(a)–4(c) show the cross-sections HRTEM images of the samples with PDA at 400 °C, PMA at 300 and 400 °C, respectively. The oxide thickness of the samples is similar (~9 nm), implying that the effect of densification process on the leakage current is not fully optimized. The HRTEM image of the sample annealed at 400 °C before gate metal formation presents the clear metal/oxide/semiconductor region without any evidence of metal out-diffusion and the interfacial layer formation [Fig. 4(a)]. Whereas, the PMA sample annealed at 300 °C exhibits an interfacial layer of roughly 2 nm between the gate and oxide regions indicating the out-diffusion of Pt into Al<sub>2</sub>O<sub>3</sub> oxide layer occurred [Fig. 4(b)]. Upon increasing the PMA temperature to 400 °C, the interfacial layer expands and the oxide layer even appears to be homogeneous, which is attributed to the out-diffusion of Pt at this annealing condition [Fig. 4(c)]. This confirms that the major effect of thermal annealing is the out-diffusion of Pt metal which leads to high leakage current. For further confirmation, the depth profiling AES analyses of PMA and PDA samples annealed at 400 °C were performed and the




**Fig. 4.** (Color online) HRTEM images of the Pt/Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As structures: (a) PDA treated at 400 °C for 5 min; (b) PMA treated at 300 °C for 5 min; (c) PMA treated at 400 °C for 5 min.

results are shown in Fig. 5. It proves that there is a strong diffusion of Pt into Al<sub>2</sub>O<sub>3</sub> for the PMA sample, whereas the PDA sample shows less Pt diffusion. These data support the conclusion that Pt diffusion during PMA step is the cause of the dramatically increase in gate leakage current in the Pt/Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs structure. These results also somewhat stand in contrast to the argument that the densification of oxide layer was responsible for the high leakage current as proposed by Hu et al.<sup>26</sup>

#### 4. Conclusions

In conclusion, the electrical characteristics of Pt/Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs with different annealing processes are presented. The results show that the samples underwent high PDA- and low PMA-temperature exhibited better  $C$ - $V$  behaviors with extremely low leakage current as compared to that of the samples underwent high PMA temperature. The high annealing temperature treatment after metal deposition resulted in the incorporation of metal into the Al<sub>2</sub>O<sub>3</sub> layer as demonstrated by HRTEM and depth profiling AES analyses. The metal out-diffusion can be considered as the root cause of the larger leakage current density which results in the MOSCAPs electrical characteristics degradation. Post deposition annealing process was found to improve the  $C$ - $V$  behaviors of the MOSCAPs as well as effectively prevent the high leakage problem of the MOSCAP structures.



**Fig. 5.** (Color online) The Auger depth profiling analyses of (a) sample annealed after gate formation and (b) sample annealed before gate formation.

**Acknowledgment**

This work was supported by the NCTU-UCB I-RiCE Program and sponsored by the Taiwan National Science Council under Grant Number: NSC-102-2922-I-009-206.

- 1) R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, *IEEE Trans. Nanotechnol.* **4**, 153 (2005).
- 2) Y. Xuan, Y. Q. Wu, and P. D. Ye, *IEEE Electron Device Lett.* **29**, 294 (2008).
- 3) S. Koveshnikov, W. Tsai, I. Ok, J. C. Lee, V. Tokranov, M. Yakimov, and S. Oktyabrsky, *Appl. Phys. Lett.* **88**, 022106 (2006).
- 4) H.-S. Kim, I. Ok, M. Zhang, C. Choi, T. Lee, F. Zhu, G. Thareja, L. Yu, and J. C. Lee, *Appl. Phys. Lett.* **88**, 252906 (2006).
- 5) H.-S. Kim, I. Ok, M. Zhang, T. Lee, F. Zhu, L. Yu, and J. C. Lee, *Appl. Phys. Lett.* **89**, 222903 (2006).
- 6) J. P. de Souza, E. Kiewra, Y. Sun, A. Callegari, D. K. Sadana, G. Shahidi, D. J. Webb, J. Fompeyrine, R. Germann, C. Rossel, and C. Marchiori, *Appl. Phys. Lett.* **92**, 153508 (2008).
- 7) M. M. Frank, G. D. Wilk, D. Starodub, T. Gustafsson, E. Garfunkel, Y. J. Chabal, J. Graul, and D. A. Muller, *Appl. Phys. Lett.* **86**, 152904 (2005).
- 8) G. K. Dalapati, Y. Tong, W.-Y. Loh, H. K. Mun, and B. J. Cho, *IEEE Trans.*

- Electron Devices* **54**, 1831 (2007).
- 9) Y. Xuan, H.-C. Lin, and P. D. Ye, *IEEE Trans. Electron Devices* **54**, 1811 (2007).
- 10) C. H. Hou, M. C. Chen, C. H. Chang, T. B. Wu, and C. D. Chiang, *Electrochem. Solid-State Lett.* **11**, D60 (2008).
- 11) S. Koveshnikov, N. Goel, P. Majhi, H. Wen, M. B. Santos, S. Oktyabrsky, V. Tokranov, R. Kambhampati, R. Moore, F. Zhu, J. Lee, and W. Tsai, *Appl. Phys. Lett.* **92**, 222904 (2008).
- 12) E. J. Kim, E. Chagarov, J. Cagnon, Y. Yuan, A. C. Kummel, P. M. Asbeck, S. Stemmer, K. C. Saraswat, and P. C. McIntyre, *J. Appl. Phys.* **106**, 124508 (2009).
- 13) R. D. Long, É. O'Connor, S. B. Newcomb, S. Monaghan, K. Cherkaoui, P. Casey, G. Hughes, K. K. Thomas, F. Chalvet, I. M. Povey, M. E. Pemble, and P. K. Hurley, *J. Appl. Phys.* **106**, 084508 (2009).
- 14) D. Wheeler, L.-E. Wernersson, L. Fröberg, C. Thelander, A. Mikkelsen, K.-J. Weststrate, A. Sonnet, E. M. Vogel, and A. Seabaugh, *Microelectron. Eng.* **86**, 1561 (2009).
- 15) R. Suzuki, N. Taoka, M. Yokoyama, S.-H. Kim, T. Hoshii, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, *J. Appl. Phys.* **112**, 084103 (2012).
- 16) H. D. Trinh, Y. C. Lin, E. Y. Chang, C.-T. Lee, S.-Y. Wang, H. Q. Nguyen, Y. S. Chiu, Q. H. Luc, H.-C. Chang, C.-H. Lin, S. Jang, and C. H. Diaz, *IEEE Trans. Electron Devices* **60**, 1555 (2013).
- 17) D. Shahrjerdi, E. Tutuc, and S. K. Banerjee, *Appl. Phys. Lett.* **91**, 063501 (2007).
- 18) H.-C. Lin, W.-E. Wang, G. Brammertz, M. Meuris, and M. Heyns, *Microelectron. Eng.* **86**, 1554 (2009).
- 19) H.-D. Trinh, G. Brammertz, E. Y. Chang, C. I. Kuo, C.-Y. Lu, Y. C. Lin, H. Q. Nguyen, Y. Y. Wong, B. T. Tran, K. Kakushima, and H. Iwai, *IEEE Electron Device Lett.* **32**, 752 (2011).
- 20) C.-H. Chang, Y.-K. Chiou, Y.-C. Chang, K.-Y. Lee, T.-D. Lin, T.-B. Wu, M. Hong, and J. Kwo, *Appl. Phys. Lett.* **89**, 242911 (2006).
- 21) C. L. Hinkle, A. M. Sonnet, E. M. Vogel, S. McDonnell, G. J. Hughes, M. Milojevic, B. Lee, F. S. Aguirre-Tostado, K. J. Choi, H. C. Kim, J. Kim, and R. M. Wallace, *Appl. Phys. Lett.* **92**, 071901 (2008).
- 22) M. Milojevic, C. L. Hinkle, F. S. Aguirre-Tostado, H. C. Kim, E. M. Vogel, J. Kim, and R. M. Wallace, *Appl. Phys. Lett.* **93**, 252905 (2008).
- 23) É. O'Connor, S. Monaghan, R. D. Long, A. O'Mahony, I. M. Povey, K. Cherkaoui, M. E. Pemble, G. Brammertz, M. Heyns, S. B. Newcomb, V. V. Afanas'ev, and P. K. Hurley, *Appl. Phys. Lett.* **94**, 102902 (2009).
- 24) E. J. Kim, L. Wang, P. M. Asbeck, K. C. Saraswat, and P. C. McIntyre, *Appl. Phys. Lett.* **96**, 012906 (2010).
- 25) B. Shin, J. R. Weber, R. D. Long, P. K. Hurley, C. G. Van de Walle, and P. C. McIntyre, *Appl. Phys. Lett.* **96**, 152908 (2010).
- 26) J. Hu and H.-S. Philip Wong, *J. Appl. Phys.* **111**, 044105 (2012).
- 27) H. D. Trinh, E. Y. Chang, P. W. Wu, Y. Y. Wong, C. T. Chang, Y. F. Hsieh, C. C. Yu, H. Q. Nguyen, Y. C. Lin, K. L. Lin, and M. K. Hudait, *Appl. Phys. Lett.* **97**, 042903 (2010).
- 28) É. O'Connor, B. Brennan, V. Djara, K. Cherkaoui, S. Monaghan, S. B. Newcomb, R. Contreras, M. Milojevic, G. Hughes, M. E. Pemble, R. M. Wallace, and P. K. Hurley, *J. Appl. Phys.* **109**, 024101 (2011).
- 29) É. O'Connor, S. Monaghan, K. Cherkaoui, I. M. Povey, and P. K. Hurley, *Appl. Phys. Lett.* **99**, 212901 (2011).
- 30) E. Nicollian and J. Brews, *MOS Physics and Technology* (Wiley, New York, 1982) Chap. 4.
- 31) G. Brammertz, A. Alian, D. H.-C. Lin, M. Meuris, M. Caymax, and W.-E. Wang, *IEEE Trans. Electron Devices* **58**, 3890 (2011).
- 32) Y. Yuan, L. Wang, B. Yu, B. Shin, J. Ahn, P. C. McIntyre, P. M. Asbeck, M. J. W. Rodwell, and Y. Taur, *IEEE Electron Device Lett.* **32**, 485 (2011).
- 33) R. Engel-Herbert, Y. Hwang, and S. Stemmer, *J. Appl. Phys.* **108**, 124101 (2010).
- 34) S. Monaghan, E. O'Connor, I. M. Povey, B. J. Sheehan, K. Cherkaoui, B. J. A. Hutchinson, P. K. Hurley, F. Ferdousi, R. Rios, K. J. Kuhn, and A. Rahman, *J. Vac. Sci. Technol. B* **31**, 01A119 (2013).
- 35) H. Kim, P. C. McIntyre, and K. C. Saraswat, *Appl. Phys. Lett.* **82**, 106 (2003).