



## Effects of Channel Width and NH<sub>3</sub> Plasma Passivation on Electrical Characteristics of Polysilicon Thin-Film Transistors by Pattern-Dependent Metal-Induced Lateral Crystallization

Yung-Chun Wu,<sup>a</sup> Ting-Chang Chang,<sup>b,d,\*</sup> Cheng-Wei Chou,<sup>a</sup> Yuan-Chun Wu,<sup>a</sup> Po-Tsun Liu,<sup>c</sup> Chun-Hao Tu,<sup>a</sup> Wen-Jun Huang,<sup>d</sup> Jen-Chung Lou,<sup>a</sup> and Chun-Yen Chang<sup>a</sup>

<sup>a</sup>Institute of Electronics, National Chiao Tung University, Taiwan

<sup>b</sup>Department of Physics and Institute of Electro-Optical Engineering, National Sun Yat-Sen University, Taiwan

<sup>c</sup>Department of Photonics and Display Institute, National Chiao Tung University, Taiwan

<sup>d</sup>National Nano Device Laboratory, Taiwan

This work studied the effects of channel width and NH<sub>3</sub> plasma passivation on the electrical characteristics of a series of pattern-dependent metal-induced lateral crystallization (PDMILC) polysilicon thin-film transistors (poly-Si TFTs). The performance of PDMILC TFTs improves as each channel width decreasing. Further, PDMILC TFTs with NH<sub>3</sub> plasma passivation outperforms without such passivation, resulting from the effective hydrogen passivation of the grain-boundary dangling bonds, and the pile-up of nitrogen at the SiO<sub>2</sub>/poly-Si interface. In particular, the electrical characteristics of a nanoscale TFT with ten 67 nm wide split channels (M10) are superior to those of other TFTs. The former includes a higher field effect mobility of 84.63 cm<sup>2</sup>/V s, a higher ON/OFF current ratio (>10<sup>6</sup>), a steeper subthreshold slope (SS) of 230 mV/decade, and an absence of drain-induced barrier lowering (DIBL). These findings originate from the fact that the active channels of the M10 TFT have exhibit the most poly-Si grain enhanced to reduce the grain boundary defects and the best NH<sub>3</sub> plasma passivation. Both effects can reduce the number of defects at grain boundaries of poly-Si in active regions for high performances.

© 2005 The Electrochemical Society. [DOI: 10.1149/1.1931473] All rights reserved.

Manuscript submitted November 5, 2004; revised manuscript received February 7, 2005. Available electronically June 7, 2005.

The major attraction of applying polycrystalline silicon thin-film transistors (poly-Si TFTs) in active matrix liquid crystal display (AMLCDs) lies in the greatly improved carrier mobility (larger than 10 cm<sup>2</sup>/V s) in poly-Si film and the capability of integrating the pixel switching elements, the panel array, and the peripheral driving circuit on the same substrate,<sup>1-3</sup> bring the era of system-on-panel (SOP) technology. For making high performance poly-Si thin film transistors (TFTs), low-temperature technology is required for the realization of commercial flat-panel displays on inexpensive glass substrates, which the maximum process temperature is limited to less than 600°C. There are three major low-temperature amorphous-Si crystallization methods to achieve high performance poly-Si thin film: solid phase crystallization (SPC),<sup>4</sup> excimer laser crystallization (ELC),<sup>5</sup> and metal-induced lateral crystallization (MILC).<sup>6-10</sup> MILC technology was initially developed as a low-temperature crystallization technique compared to other low-temperature poly-Si technologies such as ELC or conventional SPC. MILC is superior because, unlike ELC, it is a low-cost batch process and, unlike SPC, a better quality poly-Si thin film can be obtained. In addition, the presence of poly-Si grain boundary defects in the channel region of TFTs drastically affects the electrical characteristics, especially when the device dimension is scaled down. Therefore, reducing the number of polysilicon grain boundary defects will improve the performance of poly-Si TFTs. The poly-Si TFTs with several multichannels have been reported to effectively reduce grain boundary defects.<sup>11,12</sup> Thus, we demonstrate a practicable method to reduce the poly-Si grain boundary defects by using a structure modulation MILC process (*i.e.*, PDMILC) to fabricate the high performance TFTs. Moreover, NH<sub>3</sub> plasma passivation<sup>13</sup> has been reported to reduce the number of trap states in poly-Si grain boundaries, yielding high-performance poly-Si TFTs. Therefore, in this work the effects of channel width and NH<sub>3</sub> plasma passivation on the electrical characteristics of a series of multichannels with different widths PDMILC poly-Si TFTs were investigated.

### Device Structure and Fabrication

In this work a series of PDMILC TFTs, with a gate length of 5 μm, consisting of ten strips of multiple 67 nm wire channels (M10) TFT, five strips of multiple 0.18 μm channels (M5) TFT, two strips of 0.5 μm channels (M2) TFT, and a single-channel structure (S1) with width of 1 μm TFT, were fabricated, as listed in Table I. Figure 1a shows a schematic plot and Fig. 1b shows a top view of PDMILC TFT with source, drain, gate, nanowires channels and MILC seeding window. Figure 1c shows the cross-section view of PDM-TFT, which was a conventional top-gate, offset metal-oxide-semiconductor field-effect transistor (MOSFET) structure.

The 6 in. p-type single crystal silicon wafers were coated with 400 nm thick SiO<sub>2</sub> as the starting materials. Undoped 50 nm thick amorphous-Si (a-Si) layer were deposited by low-pressure chemical vapor deposition (LPCVD) at 550°C. Then the active islands, including source, drain, and ten nanowire channels were patterned by electron beam lithography (EBL) and transferred by reactive ion etching (RIE). After defining the active region, the 25 nm thick tetraethylorthosilicate (TEOS) SiO<sub>2</sub> was deposited by LPCVD as gate insulator. Then, 150 nm thick undoped poly-Si films were deposited immediately on the gate oxide by LPCVD. The poly-Si layers were patterned by EBL and transferred by RIE to define the gate electrode. After gate formation, a 100 nm thick TEOS-SiO<sub>2</sub> layer used as a passivation layer was deposited by LPCVD. The poly-Si gate sidewall TEOS-SiO<sub>2</sub> formed a self-aligned offset spacer with a width of 0.1 μm, as shown in Fig. 1c. Then, the MILC seeding window and contact holes were patterned by EBL and transferred by RIE in the same mask process. Then, a thin 10 nm thick nickel (Ni) layer was deposited by physical vapor deposition (PVD). The MILC crystallization was carried out at 550°C for 48 h in an N<sub>2</sub> ambient. The average lateral crystallization length was about 30 μm, as shown in Fig. 2b (inset). After annealing for a long time, the unreacted nickel on passivative TEOS-SiO<sub>2</sub> were removed by a H<sub>2</sub>SO<sub>4</sub> solution at 120°C within 10 min. Phosphorus ions at a dose of 5 × 10<sup>15</sup> cm<sup>-2</sup> were implanted through the passivative TEOS-SiO<sub>2</sub> to form the n+ gate, the source/drain regions and the self-aligned offset region were formed in the same process step, as shown in Fig. 1c. Next, the dopants were activated by rapid thermal annealing at 850°C with 30 s. The 300 nm thick aluminum (Al) layer was de-

\* Electrochemical Society Active Member.

<sup>z</sup> E-mail: tcchang@mail.phys.nsysu.edu.tw


**Table I. Devices dimension of S1, M2, M5, and M10 PDMILC poly-Si TFTs. All devices have the same active channel thickness of 50 nm and gate TEOS-oxide thickness of 25 nm.**

Device name	Gate length, $L$ ( $\mu\text{m}$ )	Channel number	Each channel width, $W$ ( $\mu\text{m}$ )	Effective channel width, $W_{\text{eff}}$ ( $\mu\text{m}$ )
S1	5	1	1	1
M2	5	2	0.5	1
M5	5	5	0.18	0.9
M10	5	10	0.067	0.67


posited by PVD and patterned for source, drain, and gate metal pads. Then, the finished devices were sintered at 400°C for 30 min in an  $\text{N}_2$  ambient. Finally, each device was passivated by a  $\text{NH}_3$  plasma treatment for 2 h at 300°C.

### Results and Discussion

Figure 2a presents an after etching investigation scanning electron microscope (SEM) photograph of the poly-Si active region of the M10 TFT, including the source, the drain, ten multiple nanowire



**Figure 1.** (a) Schematic plot of PDMILC poly-Si TFT with source, drain, gate, ten nanowires channels, contact holes and MILC seeding window. (b) Top view of PDMILC poly-Si TFT. The key process flows are active region patterning, gate patterning, MILC seeding window and contact holes patterning, and all metal pads patterning. (c) Cross-sectional view of PDMILC poly-Si TFT, which was a conventional MOSFET with offset structure.




**Figure 2.** (a) SEM photograph of active pattern with the source, the drain, ten nanowire channels and MILC seeding window. The inset plot shows the each nanowire width of 67 nm. (b) SEM photograph of MILC poly-Si grain structure. The average poly-Si lateral grain size is about 250 nm. The inset optical microscopy photograph depicts a MILC length of 30  $\mu\text{m}$ .

channels, and the MILC seeding window. The inset plot of Fig. 2a presents a magnified area of the multiple nanowire channels in the M10 TFT, each of which is 67 nm wide. Figure 2b presents a SEM photograph of the MILC poly-Si grains in the active region of the proposed TFTs. The average grain size in the poly-Si channel formed by MILC is approximately 250 nm. The inset optical microscopy photograph depicts a MILC length of 30  $\mu\text{m}$ , which is longer than 16  $\mu\text{m}$  (Fig. 1a), to ensure that the whole active channel was crystallized by the MILC process.


Figure 3a-d shows that the S1, M2, M5, and M10 PDMILC TFTs transfer characteristics with and without  $\text{NH}_3$  plasma passivation. These results reveal that device performance was enhanced with a decrease in each channel width. Meanwhile, the device that had undergone  $\text{NH}_3$  plasma passivation outperforms that without  $\text{NH}_3$  plasma passivation. The former has a higher field effect mobility ( $\mu_{\text{FE}}$ ), a higher ON/OFF ratio, a lower threshold voltage ( $V_{\text{th}}$ ), a lower subthreshold slope (SS), and a lower drain-induced barrier lowering (DIBL). The device parameters vs. multichannels with different widths are plotted to elucidate the effect of  $\text{NH}_3$  plasma passivation on each of the dimensions of PDMILC TFTs.

Figure 4 plots the  $\mu_{\text{FE}}$  of the PDMILC TFTs vs. the multichannels with different widths, with and without  $\text{NH}_3$  plasma passivation. The  $\mu_{\text{FE}}$  is extracted from the linear region ( $V_d = 0.1$  V) of transconductance ( $g_m$ ). This curve reveals that  $\mu_{\text{FE}}$  of PDMILC TFT was enhanced with a decrease of each channel width. (or the number of channels increases). The results suggest that during the MILC process, the poly-Si grain lateral length increases as the channel




**Figure 3.** Device transfer characteristics  $I_d$ - $V_g$  curve of (a) S1 ( $W/L = 1 \mu\text{m}/5 \mu\text{m}$ ), (b) M2 ( $W/L = 0.5 \mu\text{m} \times 2/5 \mu\text{m}$ ), (c) M5 ( $W/L = 0.18 \mu\text{m} \times 5/5 \mu\text{m}$ ), and (d) M10 ( $W/L = 67 \text{ nm} \times 10/5 \mu\text{m}$ ) PDMILC poly-Si TFT, with (solid line) and without (dash-line)  $\text{NH}_3$  plasma passivation.

width declines. Therefore, the grain boundary defects of poly-Si will be reduced to increase the mobility. Moreover,  $\text{NH}_3$  plasma passivation further improves the  $\mu_{\text{FE}}$  of a PDMILC TFT, suggesting that the  $\text{NH}_3$  plasma effectively hydrogen passivated the dangling bonds at the grain boundary and the pile up of nitrogen at the  $\text{SiO}_2/\text{poly-Si}$  interface. In particular, the M10 PDMILC TFT has the most improved  $\mu_{\text{FE}}$  at  $84.63 \text{ cm}^2/\text{V s}$ , because it has a split nanowire structure, which can greatly enhance poly-Si gain during the MILC process, and is exposed most effectively to an atmosphere of  $\text{NH}_3$  plasma. Figure 5 plots the  $V_{\text{th}}$  of the PDMILC TFTs vs. the multi-channel with different widths. The  $V_{\text{th}}$  is defined by constant current extraction, as the gate voltage required to yield normalized drain current of  $I_d/(W/L) = 10^{-7} \text{ A}$  at  $V_d = 5 \text{ V}$ . After  $\text{NH}_3$  plasma passivation, the  $V_{\text{th}}$  of each TFT device was approximately 4 V lower. Because of  $\text{NH}_3$  plasma passivation reduced the barrier height ( $E_B$ ) of the poly-Si grain boundary, the electrons can easily overcome  $E_B$ , producing a high current and allowing the TFT to be easily turned on. Also, the pileup of nitrogen at the  $\text{SiO}_2/\text{poly-Si}$  interface will



**Figure 4.**  $\mu_{\text{FE}}$  of PDMILC poly-Si TFTs vs. multichannels with different widths, with and without  $\text{NH}_3$  plasma passivation.




**Figure 5.**  $V_{th}$  of PDMILC poly-Si TFTs vs. multichannels with different widths, with and without  $NH_3$  plasma passivation.


reduce the interface trap density. Such a low value of  $V_{th}$  of the PDMILC TFT is appropriate in low-power AMLCD applications. Figure 6 plots the subthreshold swing (SS) of the PDMILC TFTs vs. the multichannels with different widths, with and without  $NH_3$  plasma passivation. The parameter SS is directly related to the total trap states density ( $N_T$ ) by<sup>14</sup>

$$SS = \left( \frac{kT}{q} \right) \ln 10 \left( 1 + \frac{q^2 t_{Si} N_T}{C_{ox}} \right)$$

where  $kT$  is thermal energy,  $C_{ox}$  is the gate oxide capacitance per unit area, and  $t_{Si}$  is the poly-Si layer thickness. Before  $NH_3$  plasma passivation, the results reveal the decline of SS as each channel width decreases from S1, M2, and M5 to M10 TFT, and suggests that increasing the lateral size of the poly-Si grain reduces  $N_T$ . Moreover,  $NH_3$  plasma passivation further reduces SS, because of the pileup of nitrogen at the  $SiO_2$ /poly-Si interface and the hydrogen passivation of the dangling bonds at the grain boundary. The amount of effects of  $NH_3$  plasma passivation on PDMILC TFTs poly-Si grain boundaries can be evaluated from the grain boundary defects density ( $N_t$ ).<sup>15</sup> Figure 7 plots extraction curves of  $N_t$  of M10 PDMILC TFTs, with and without  $NH_3$  plasma passivation. Figure 8 plots  $N_t$  of PDMILC TFT vs. the multichannels with different widths, with and without  $NH_3$  plasma passivation. The  $N_t$  decreases gradually from S1, M2, and M5 to the M10 PDMILC TFT with each



**Figure 6.** SS of PDMILC poly-Si TFTs vs. multichannels with different widths, with and without  $NH_3$  plasma passivation.




**Figure 7.** Extraction of  $N_t$  plot of the M10 PDMILC TFTs, with and without  $NH_3$  plasma passivation.

channel width of the TFTs decreasing. Moreover,  $NH_3$  plasma passivation substantially reduces  $N_t$ , providing high electrical performance. In addition, the M10 TFT has the lowest  $N_t$  ( $3.07 \times 10^{12} \text{ cm}^{-2}$ ) and this value is consistent with its best performance.

### Conclusion

Experimental results indicate that the performance of devices improves as each channel width decreases from the S1, M2, and M5 to the M10 PDMILC TFT. Moreover, the performance of devices further improves with  $NH_3$  plasma passivation. The defect density ( $N_t$ ) in the grain boundary reveals a strong consistency between theory and experimental results. Notably, M10 TFT has the best electrical performance. Because the M10 TFT has a split nanowire structure, which can greatly enhance poly-Si gain during the MILC process, and is exposed most effectively to an atmosphere of  $NH_3$  plasma than other dimension TFTs. Both effects can reduce the number of defects at poly-Si grain boundaries in the active channel. In summary, we successfully demonstrate a practicable method to fabricate the high performance TFTs by structure modulation MILC process (PDMILC). Meanwhile, using  $NH_3$  plasma passivation, the PDMILC TFTs can further improve the performance. These high performance  $NH_3$  plasma passivation PDMILC TFTs are compatible with complementary metal-oxide-semiconductor technology, thus highly suitable for use in future SOP applications.



**Figure 8.**  $N_t$  of PDMILC poly-Si TFTs vs. multichannels with different widths, with and without  $NH_3$  plasma passivation.



### Acknowledgments

The authors would like to acknowledge the National Science Council of the Republic of China, Taiwan for financially supporting this research under contract no. NSC 93-2112-M-110-008. The National Nano Device Laboratory is appreciated for its technical support.

*National Sun Yat-Sen University assisted in meeting the publication costs of this article.*

### References

1. K. Nakazawa, *J. Appl. Phys.*, **69**, 1703 (1991).
2. T. J. King and K. C. Saraswat, *IEEE Electron Device Lett.*, **13**, 309 (1992).
3. H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, *Tech. Dig. - Int. Electron Devices Meet.*, **1991**, 563.
4. N. Yamauchi and R. Reif, *J. Appl. Phys.*, **75**, 3235 (1994).
5. H. J. Kim and J. S. Im, *Appl. Phys. Lett.*, **68**, 1513 (1996).
6. S. W. Lee and S. K. Joo, *IEEE Electron Device Lett.*, **17**, 160 (1996).
7. H. Wang, M. Chan, S. Jagar, V. M. C. Poon, M. Qin, Y. Wang, and P. K. Ko, *IEEE Trans. Electron Devices*, **47**, 1580 (2000).
8. Z. Meng, M. Wang, and M. Wong, *IEEE Trans. Electron Devices*, **47**, 404 (2000).
9. V. W. C. Chan and P. C. H. Chan, *IEEE Electron Device Lett.*, **22**, 80 (2001).
10. A. R. Joshi and K. C. Saraswat, *J. Electrochem. Soc.*, **150**, G443 (2003).
11. T. Unagami and O. Kogure, *IEEE Trans. Electron Devices*, **35**, 1986 (1988).
12. Y. C. Wu, T. C. Chang, C. Y. Chang, C. S. Chen, C. H. Tu, P. T. Liu, H. W. Zan, and Y. H. Tai, *Appl. Phys. Lett.*, **84**, 3822 (2004).
13. H. C. Cheng, F. S. Wang, and C. Y. Huang, *IEEE Trans. Electron Devices*, **44**, 64 (1997).
14. C. A. Dimitriadis, *J. Appl. Phys.*, **88**, 3624 (2000).
15. R. E. Proano, R. S. Misage, and D. G. Ast, *IEEE Trans. Electron Devices*, **36**, 1915 (1989).