



## Reducing AC Power Consumption by Three-Dimensional Integration of Ge-On-Insulator CMOS on 1-Poly-6-Metal 0.18 $\mu\text{m}$ Si MOSFETs

D. S. Yu,<sup>a,z</sup> C. C. Liao,<sup>a</sup> C. C. Chen,<sup>a</sup> C. F. Lee,<sup>a</sup> C. F. Cheng,<sup>a</sup> Albert Chin,<sup>a</sup> and S. P. McAlister<sup>b</sup>

<sup>a</sup>Department of Electronics Engineering, National Chiao Tung University, Nano Science Technical Center, Hsinchu, Taiwan

<sup>b</sup>National Research Council of Canada, Ottawa, Canada

We have used three-dimensional (3D) integration to reduce the ac power consumption in interconnects, which is the most severe issue beyond the dc power arising from the gate dielectric leakage current. From a direct calculation of the ac power consumption using an electromagnetic method, we show that both the ac power consumption and maximum operation frequency can be improved by integrating an additional integrated circuit layer. The 3D integration was realized by Ge-on-insulator (GOI) complementary metal oxide semiconductor field effect transistors (CMOSFETs) on 1-poly-6-metal (1P6M) 0.18  $\mu\text{m}$  Si devices, where little performance degradation was measured in the lower layer 0.18  $\mu\text{m}$  Si MOSFETs, due to the inherent low thermal budget (500°C rapid thermal anneal) of the GOI processing. The drive current of the 3D GOI n- and p-MOSFETs was more than double that of the control Si devices, providing another advantage of the approach.

© 2005 The Electrochemical Society. [DOI: 10.1149/1.1949088] All rights reserved.

Manuscript submitted August 5, 2004; revised manuscript received March 17, 2005. Available electronically July 12, 2005.

The relentless scaling down of transistor dimensions, leading to increasing circuit densities, results in the power consumption becoming the major limitation for integrated circuits (ICs). The gate leakage current in the ultrathin gate dielectric of individual transistors is the major source of the dc power consumption. However, by using high- $\kappa$  oxynitride and metal oxides this issue can be addressed.<sup>1-9</sup> The ac power in the back-end interconnects ( $Cv^2f/2$ ) then becomes an important power consumption issue, particularly when both the operation frequency and interconnect density increases. For example, operation frequencies can be as high as 10.6 GHz (for ultrawide band access circuits) when using the high integration density and 9-metal interconnect layers available in the 90 nm technology node. Although this ac power consumption has been extensively discussed (e.g., panel session of *IEDM 2003*) no clear solution or approach is evident. Here, we suggest that three-dimensional (3D) integration can resolve this ac power consumption issue. Electromagnetic (EM) simulations, using IE3D software, suggest that both the ac power consumption and maximum operation frequency can be improved by integrating an additional IC layer. However, the key issue for 3D integration is how to create a high-performance upper layer on the complementary metal oxide semiconductor field effect transistors (CMOSFETs) without degrading lower-layer devices and interconnects.<sup>10-12</sup> This challenge also involves the high thermal budget [ $>1000^\circ\text{C}$  rapid thermal anneal (RTA)] requirement for ion implant activation in the Si CMOSFETs, the low thermal budget required for the lower-layer shallow junction, silicide,<sup>4</sup> and the back-end interconnect stability. Here we demonstrate a new 3D solution using low thermal budget (500°C RTA) Ge-on-insulator (GOI) CMOSFETs. Little performance degradation was measured in lower-layer 0.18  $\mu\text{m}$  1-poly-Si-6-metal (1P6M) Si CMOSFETs.<sup>13-15</sup> In addition, the drive currents for 3D GOI n- and p-MOSFETs were more than double those of the Si control, due to higher electron and hole mobilities. The ac power consumption was reduced with little degradation of the lower-layer 0.18  $\mu\text{m}$  MOSFETs. This, together with the improved current drive for the GOI CMOSFETs, should find application in future high-frequency, large-integration-density ICs.

### Experimental


To calculate the ac power consumption in multiple layered interconnects, we used the 3D EM method reported previously<sup>16-20</sup> rather than analyzing the complicated parasitic circuits. The parasitic

elements causing ac power consumption were treated using the 3D EM software, IE3D, which was calibrated through well-matched measured and modeled data for the radio frequency (rf) signal loss and power loss.<sup>16-20</sup> The reason for using the 3D EM simulator is to include the rf loss effect in low-resistivity (10  $\Omega\text{cm}$ ) Si substrate.<sup>16-20</sup> An isolation thickness  $>100 \mu\text{m}$  into high-loss Si substrate is required to reduce the loss,<sup>16-20</sup> which makes the 3D calculation more accurate than the 2D case. The 3D GOI integration<sup>5-7</sup> was created using  $\text{H}^+$  implantation of the Ge wafer, at a  $5 \times 10^{16} \text{cm}^{-2}$  dose and 200 keV energy, and depositing 100 nm PECVD  $\text{SiO}_2$  on both the Ge and 1P6M 0.18  $\mu\text{m}$  CMOS wafers,  $\text{O}_2$  plasma-enhanced bonding, a “smart cut”<sup>21,22</sup> at 300°C, an extended 400°C annealing for 0.5 h, and slight polishing.<sup>5-7,21-24</sup> The p- and n-GOI MOSFETs were then formed using a high- $\kappa$   $\text{LaAlO}_3$  gate dielectric deposited on the GOI,<sup>21,22</sup> followed by physical vapor deposited (PVD)  $\text{IrO}_2$  and  $\text{IrO}_2/\text{Hf}$  dual metal gates,<sup>5,6</sup> self-aligned  $\text{B}^+$  and  $\text{P}^+$  ion implantation, and a 500°C RTA. A schematic diagram (Fig. 1a) shows the 3D integration and the features described above. As shown in Fig. 1b, the 3D integration can increase the circuit density and also reduce the interconnect distance by 1/2 by folding the 2D IC into 3D. For the multilevel parallel interconnect lines, the ac power is  $Cv^2f/2$ ,  $Li^2f/2$ , and  $i^2Rf/2$  for the parasitic C, L, and R circuits.


### Results and Discussion

Figure 2a shows the equivalent circuit of the parasitic interconnect lines as a distributed circuit with 3D parasitic C, R, and L components. It is noticed that although the active MOSFETs consume ac power, the dominant dynamic power consumption is from the back-end interconnects.<sup>25</sup> The large parasitic effect in interconnect also dominates the circuit delay rather than the active MOSFETs. In addition, the ac power in MOSFETs can further be reduced by using the Si-on-insulator (SOI) wafer. Therefore, we focus the ac power consumption by back-end interconnect only. Because of the distributed nature of the circuit and the complicated parasitic effects, it is difficult to extract exact values for the parasitic R, L, and C components and to solve the ac power consumption correctly. Because circuit theory relies on Kirchhoff principles derived from the Maxwell's equations, we have calculated the ac power consumption directly using an EM wave approach. The EM software has the added capability of giving a 3D solution of the complicated structure depicted in Fig. 1a. Figure 2b shows the calculated S parameters of 1-mm-long parallel lines having a separation of 0.5  $\mu\text{m}$  (close to the metal-to-metal separation of the 0.18  $\mu\text{m}$  technology). The EM calculation is based on the interconnect struc-


<sup>z</sup> E-mail: yuds.ee90g@nctu.edu.tw



**Figure 1.** (a) Schematic of the 3D VLSI showing the lower-layer Si MOSFETs, multilevel (1P6M) parallel interconnect lines and top-layer GOI CMOS. Due to the thinness, the GOI devices can be connected to the bottom Si MOSFETs by VLSI back-end scheme. (b) The equivalent folding 2D IC to form the 3D IC. Both the integration density and interconnect distance can be improved by two or four times if folding once or twice.




**Figure 2.** (a) The equivalent circuit of the interconnect lines of the 0.18 μm MOSFETs. (b) The simulated and IE3D EM calculated  $S_{21}$  and  $S_{11}$  for 1 mm long, 0.5 μm spaced, parallel lines.



**Figure 3.** (a) Measured  $S_{21}$  coupling of two 1-mm-long parallel lines with various spacings from 0.5 to 8 μm using M6, and (b) calculated power loss of 0.5-μm-spaced, parallel lines of different lengths. The 3D integration can reduce the distance to half and 1/4 using single-layer GOI and double-layer GOI, respectively, above the bottom Si MOSFETs.

ture in Fig. 1a, where the thicknesses of back-end interconnect for field-oxide (FOX), interlayer dielectric (ILD), and Intermetal dielectric (IMD, from IMD1 to IMD5) are 0.35, 0.7, and 1.4 μm, respectively. The metal thickness for respective M1-M5 and M6 are 0.5 and 1.0 μm. The equivalent circuit simulation is also shown for comparison. The reasonably good match between the EM calculation and the equivalent circuit simulation justifies using the EM method to calculate the ac power consumption of the 3D parallel lines. The slight mismatch between is most probably due to the distributed nature of parallel lines. This is difficult to simulate using a simple lumped-circuit model. The ac power consumption can be calculated by  $1 - |S_{21}|^2 - |S_{11}|^2$  rather than solving the complicated circuit, and adding the power consumption of  $Cv^2f/2$ ,  $Li^2f/2$ , and  $i^2Rf/2$  in each parasitic C, L, and R.


The signal coupling loss is severe for parallel lines at high frequency. Figure 3a shows the measured  $S_{21}$  signal coupling loss of 1-mm-long parallel lines, with various spacings from 0.5 to 8 μm using M6. The maximum allowed 3 dB coupling (50% signal loss to the second line) limits the highest IC operation frequency using high-density parallel lines. The operation frequency increases with increasing line separation and thus limits the interconnect line separation and density. For the 1 mm long line with a 0.5 μm separation, a maximum operating frequency of <20 GHz was obtained, according to the technology data provided by the foundry. From this result, further reducing the interconnect metal distance in the



**Figure 4.** Images of 0.18  $\mu\text{m}$  MOSFETs with probing pads (M6 and 2  $\mu\text{m}$  thickness) (a) before and (b) after the GOI bonding. The “dark” area on the pad after bonding is due to the selectively bonded Ge by “smart cut”.


90 nm node is not useful for high-frequency circuits. The power loss of the 1-mm-long, 0.5  $\mu\text{m}$ -spaced parallel lines is also shown in Fig. 3b. The power loss is more severe than the coupling loss of parallel lines shown in Fig. 3a. For 1-mm-long parallel lines with the 0.5- $\mu\text{m}$  gap, the maximum frequency allowed for 3 dB ac power consumption is 20 GHz and can be increased to 40 GHz if two layers are used in the 3D integration. A much larger improvement can be achieved using three layers (two layers in GOI plus a single one from the Si CMOSFETs). This reduces the ac power consumption to  $\leq 0.25$  dB at 40 GHz, because it is related to parasitic effects as well as being nonlinear with the line length.

The results above indicate that the 3D integration is effective in reducing the ac power consumption. However, the main challenge is how to realize such 3D integration with little performance degradation of the Si devices in the lower layer. Figure 4a and b shows a plan-view image of the IP6M 0.18  $\mu\text{m}$  MOSFETs before and after the 3D GOI formation, respectively, where the GOI was formed on the 0.18  $\mu\text{m}$  Si devices by using the “smart-cut” techniques<sup>21,22</sup> described above. The dark area on the pad after bonding is due to the selectively bonded Ge. This was confirmed by surface profile measurements. This is related to the top M6 (2  $\mu\text{m}$  thick) without planarization, where the Ge bonding can only be attached to these higher M6 metal pads. A Ge thickness of 1.6  $\mu\text{m}$  was measured from the surface profile and is consistent with previous H<sup>+</sup> implantation and smart-cut GOI.<sup>21,22</sup> Although void-free bonding was achieved previously<sup>6,7</sup> and selective bonding was formed in this work, further large-size void and defect-free bonding need to be demonstrated. However, such large-scale bonding has been used for 12-in. SOI wafer manufacture, which may not cause the problem for large-size GOI bonding on Si IC.




**Figure 5.** Cross-sectional TEMs of (a) the lower 0.18  $\mu\text{m}$  MOSFET and (b) the selectively bonded and smart-cut GOI on a pad. The Ge/SiO<sub>2</sub> interface appears to be dislocation-free and smooth.

Figure 5a and b shows cross-sectional transmission electron microscopy (TEM) views of the bottom IP6M 0.18  $\mu\text{m}$  Si MOSFETs and the top GOI, respectively. After the 500°C RTA thermal cycle for GOI CMOSFET fabrication, no observable degradation can be seen in the cross-sectional TEM of the lower layer 0.18  $\mu\text{m}$  Si



**Figure 6.** The  $I_d$ - $V_g$  characteristics of the 0.18  $\mu\text{m}$  MOSFETs, which, after the bonding process, are beneath the 3D GOI. Little drain current degradation occurred after the thermal processing cycle.



**Figure 7.** The  $I_d$ - $V_d$  characteristics, at various  $V_g$ - $V_t$  values, for  $\text{IrO}_2/\text{LaAlO}_3$  p-MOSFETs and  $\text{IrO}/\text{Hf}/\text{LaAlO}_3$  n-MOSFETs from the top-layer GOI and the control 2D Si. An EOT of 1.4 nm was determined for both the GOI and Si devices from cyclic voltammetric measurements.

MOSFETs. This is due to the low RTA process temperature of 500°C for the GOI CMOSFETs. The cross-sectional TEM shows a dislocation-free, smooth Ge/ $\text{SiO}_2$  interface, similar to our previous GOI results.<sup>5-7</sup> The top Ge layer thickness of 1.6  $\mu\text{m}$  is the same as that measured from the surface profile.

We measured the characteristics for the lower layer 1P6M 0.18  $\mu\text{m}$  Si MOSFETs, before and after the thermal cycle for 3D GOI fabrication, to determine if there was any degradation. Figure 6 shows the  $I_d$ - $V_g$  characteristics of the bottom layer 0.18  $\mu\text{m}$  Si MOSFETs, where a comparable subthreshold swing and off-state current were measured. Little degradation was observed even after the 500°C RTA required for activating the source and drain ion implantation of the top GOI CMOSFETs.

Figure 7 displays the  $I_d$ - $V_d$  characteristics, for a family of  $V_g$ - $V_t$  values, for the top-layer  $\text{IrO}_2/\text{LaAlO}_3$  p-MOSFETs and  $\text{IrO}_2/\text{Hf}/\text{LaAlO}_3$  n-MOSFETs on GOI. For comparison, data for similar dual-metal-gates/high- $\kappa$  CMOSFETs<sup>5,6,21-24</sup> on Si are also plotted. These devices were processed at a higher 950°C RTA, because of the higher ion implant annealing required for the Si MOSFETs. Good transistor characteristics were observed for both p- and n- devices. The drive currents are 2.1 and 2.2 times higher for the metal-gated/high- $\kappa$  n- and p-MOSFETs on GOI than for the Si devices. This is an advantage of the GOI devices and is consistent with previous reports.<sup>5-7</sup> Such improvement is due to the smaller effective mass of Ge than Si. Similar better device performance is also obtained in small effective mass III-V FETs than Si MOSFETs, which also gives better high-frequency performance at rf regime.<sup>26</sup> Therefore, the smaller effective mass is the key factor for both dc drive current and rf performance improvements.<sup>26</sup> A further advantage of the 3D integration would be the high circuit density and also that a 3D memory with a record high density can be realized by 3D integration.<sup>12</sup> Although there are other approaches to realize the 3D integration, such as using chip-stacking from a packaging approach,<sup>27</sup> unique advantages of this work are the approximately two times higher drive current and potential high interconnect density using wafer-level process technology. The higher circuit density and better device drive current are equivalent to scaling down the very large scale integrated (VLSI) technology, which may provide another useful approach when quantum-mechanical scaling limits occur. Further challenge of this approach is the formation of ultrathin body Ge at the limited thermal budget, which is also useful to reduce the junction leakage of GOI CMOSFETs. The

large leakage current is the biggest challenge of small-energy-bandgap materials such as Ge and InGaAs,<sup>26</sup> although they also give high mobility and transistor drive current.

### Conclusion

From our EM calculations, calibrated by well-matched simulation and experimental data, we have shown that the ac power consumption in a circuit can be significantly reduced using 3D integration. The 3D integration was realized by low-temperature GOI process technology, which produced little degradation of the lower-level Si 0.18  $\mu\text{m}$  devices. The self-aligned process is fully compatible with current VLSI technology. The 2.1-2.2 times higher current drive capability of the GOI CMOSFETs are another desirable feature of this approach.

### Acknowledgment

The coauthors at NCTU, UST, Taiwan, thank Director S. J. King at the Microelectronic Center, Department of Electrical Engineering and Computer Science, University of California, Berkeley, for the great help. This work was partially supported by a joint NRC Canada and NSC Taiwan project (93-2215-E-009-001 93-2215-E-009-001).

### References

1. K. Onishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. C. Lee, *Tech. Dig. - Int. Electron Devices Meet.*, **2001**, 659.
2. T. Sasaki, K. Kuwazawa, K. Tanaka, J. Kato, and D. L. Kwong, *IEEE Electron Device Lett.*, **24**, 150 (2003).
3. J. Yugami, S. Tsujikawa, R. Tsuchiya, S. Saito, Y. Shimamoto, K. Torii, T. Mine, and T. Onai, in *International Workshop on Gate Insulator (IWGI) Digest*, p. 140 (2003).
4. N. Yasutake, K. Ohuchi, M. Fujiwara, K. Adachi, A. Hokazono, K. Kojima, N. Aoki, H. Suto, T. Watanabe, T. Morooka, H. Mizuno, S. Magoshi, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, M. Ohmura, K. Miyano, H. Yamada, H. Tomita, D. Matsushita, K. Muraoka, S. Inaba, M. Takayanagi, K. Ishimaru, and H. Ishiuchi, in *VLSI Technology Digest*, p. 84 (2004).
5. D. S. Yu, C. H. Huang, A. Chin, C. X. Zhu, M. F. Li, B. J. Cho, and D. L. Kwong, *IEEE Electron Device Lett.*, **25**, 138 (2004).
6. C. H. Huang, D. S. Yu, A. Chin, C. H. Wu, W. J. Chen, C. X. Zhu, M. F. Li, B. J. Cho, and D. L. Kwong, *Tech. Dig. - Int. Electron Devices Meet.*, **2003**, 319.
7. C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M. F. Li, and D. L. Kwong, in *VLSI Technology Digest*, p. 119 (2003).
8. A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, in *VLSI Technology Digest*, p. 135 (1999).
9. A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, in *VLSI Technology Digest*, p. 16 (2000).
10. J. A. Friedrich and G. W. Neudeck, *IEEE Electron Device Lett.*, **10**, 144 (1989).
11. X. Lei, C. C. Liu, and S. Tiwari, in *SOI Conference Digest*, p. 117 (2001).
12. A. J. Walker, S. Nallamothu, E.-H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleaves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevcki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, in *VLSI Technology Digest*, p. 10 (2003).
13. C. H. Huang, C. H. Lai, J. C. Hsieh, J. Liu, and A. Chin, *IEEE Microw. Wirel. Compon. Lett.*, **12**, 464 (2002).
14. M. C. King, M. T. Yang, C. W. Kuo, Y. Chang, and A. Chin, in *IEEE MTT-S Int. Microwave Symp. Dig.*, **2004**, 9.
15. M. C. King, Z. M. Lai, C. H. Huang, C. F. Lee, D. S. Yu, C. M. Huang, Y. Chang, and A. Chin, in *IEEE RF-IC Symp. Dig.*, **2004**, 171.
16. K. T. Chan, A. Chin, M. F. Li, D. L. Kwong, S. P. McAlister, D. S. Duh, W. J. Lin, and C. Y. Chang, *IEEE Trans. Microwave Theory Tech.*, **51**, 2036 (2003).
17. K. T. Chan, A. Chin, S. P. McAlister, C. Y. Chang, J. Liu, S. C. Chien, D. S. Duh, and W. J. Lin, *IEEE Electron Device Lett.*, **24**, 28 (2003).
18. A. Chin, K. T. Chan, H. C. Huang, C. Chen, V. Liang, J. K. Chen, S. C. Chien, S. W. Sun, D. S. Duh, W. J. Lin, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, in *Tech. Dig. - Int. Electron Devices Meet.*, **2003**, 375.
19. K. T. Chan, A. Chin, C. M. Kwei, D. T. Shien, and W. J. Lin, in *IEEE MTT-S Int. Microwave Symp. Dig.*, **2001**, 763.
20. Y. H. Wu, A. Chin, K. H. Shih, C. C. Wu, S. C. Pai, C. C. Chi, and C. P. Liao, in *IEEE MTT-S Int. Microwave Symp. Dig.*, **2000**, 221.
21. D. S. Yu, K. C. Chiang, C. F. Cheng, A. Chin, C. Zhu, M. F. Li, and D. L. Kwong, *IEEE Electron Device Lett.*, **25**, 559 (2004).
22. D. S. Yu, A. Chin, C. C. Liao, C. F. Lee, C. F. Cheng, M. F. Li, W. J. Yoo, and S. P. McAlister, *IEEE Electron Device Lett.*, **26**, 118 (2005).
23. D. S. Yu, A. Chin, B. F. Hung, W. J. Chen, C. X. Zhu, M.-F. Li, S. Y. Zhu, and D. L. Kwong, in *The 62nd Device Research Conference Digest*, p. 21 (2004).
24. D. S. Yu, C. F. Cheng, A. Chin, C. Zhu, M.-F. Li, and D. L. Kwong, in *The International Solid-State Devices & Materials Conference (SSDM)*, p. 746 (2004).
25. M. Brillouët, *Tech. Dig. - Int. Electron Devices Meet.*, **2004**, 17.
26. A. Chin, C. C. Liao, and C. Tsai, *IEEE Electron Device Lett.*, **18**, 157 (1997).
27. E. Beyne, *Tech. Dig. - Int. Electron Devices Meet.*, **2001**, 533.