

# Enhancement of Oxide Break-Up by Implantation of Fluorine in Poly-Si Emitter Contacted $p^+ - n$ Shallow Junction Formation

Shye Lin Wu, Chung Len Lee, Tan Fu Lei, C. F. Chen, L. J. Chen, K. Z. Ho, and Y. C. Ling

**Abstract**— In this study, it is demonstrated that the incorporation of fluorine can enhance poly-Si/Si interfacial oxide break-up in the poly-Si emitter contacted  $p^+ - n$  shallow junction formation. The annealing temperature for breaking up the poly-Si/Si interfacial oxide has been found to be as low as  $900^\circ\text{C}$ . As a result, the junction depth of the  $\text{BF}_2$ -implanted device is much larger than that of the boron-implanted device.

## I. INTRODUCTION

**F**ORMATION of an ultra-shallow  $p^+ - n$  junction is important for future ULSI application [1]. The  $\text{BF}_2$  implantation is typically used to form a  $p^+ - n$  shallow junction, since it exhibits less channeling tail [2]. However, the  $\text{BF}_2$  implantation would create much larger damages near the Si surface and subsequently result in a larger junction leakage as compared with the  $B$  implantation [3].

Recently, the highly  $B$ -doped poly-Si has been used as a diffusion source to form an ultra-shallow  $p^+ - n$  junction for BiCMOS applications [4], [5]. Although some researchers had been devoted to studying the physics and the metallurgical structures of the boron-doped poly-Si contacted devices, the exact nature of the poly-Si/Si interface has not been fully understood [6]–[8]. It is well known that there exists an unintentional oxide layer at the poly-Si/Si interface [7]. This interfacial oxide layer acts not only as a diffusion barrier of dopant but also as an electrical barrier for the transport of both minority and majority carriers and will significantly increase the emitter resistance [8]. This interfacial oxide layer can be broken-up only under a high doping level ( $N \geq 1 \times 10^{20} \text{ cm}^{-3}$ ) and a high temperature anneal ( $T_a \geq 950^\circ\text{C}$ ) [7]. Recently, William *et al.* found that at a higher temperature annealing ( $\geq 1100^\circ\text{C}$ ), the sheet resistance of the  $\text{BF}_2$ -implanted poly-Si layer was slightly less than that of the  $B$ -implanted poly-Si layer and suggested that the incorporation of fluorine into the poly-Si could accelerate the break-up of the

interfacial oxide during the early part of the emitter diffusion [9].

In this study, we first use the transmission electron microscopy (TEM) to demonstrate that with the incorporation of fluorine into the poly-Si layer, the poly-Si/Si interfacial oxide layer can be easily broken up. The annealing temperature for breaking up the poly-Si/Si interfacial oxide of the  $\text{BF}_2$ -implanted poly-Si emitter contacted  $p^+ - n$  shallow junction diode has been found to be as low as  $900^\circ\text{C}$ , while that of the  $B$ -implanted device must be larger than  $950^\circ\text{C}$ .

## II. EXPERIMENTAL PROCEDURES

The diodes were fabricated on  $n$ -type 8–12  $\Omega\text{-cm}$  (100) Si wafers. Prior to the poly-Si deposition, all wafers were dipped in a  $\text{HF}:\text{H}_2\text{O}$  (1:50) to remove the surface native oxide. Then, the poly-Si film of about 2500-Å-thick was deposited at  $625^\circ\text{C}$  followed by a boron or  $\text{BF}_2$  implantation with a dose of  $1 \times 10^{16} \text{ cm}^{-2}$ . To obtain the same average depth of the implanted ions, i.e., the projected range ( $R_p$ ), the implantation energy of boron and  $\text{BF}_2$  were 27 keV and 120 keV, respectively. After implantation, all wafers were annealed at  $800^\circ\text{C}$  and 30 min in an  $N_2$  ambient followed by driving in at  $900^\circ\text{C}$  for 25, 40, 60 min or at  $950^\circ\text{C}$  for 20 min all in an  $N_2$  ambient. The impurity profiles were measured with a VG Ionex SIMS tool using an  $\text{O}_2^+$  beam for the boron and fluorine. The high resolution TEM (HRTEM) with a JEOL 4000EX TEM system operating at 400 kV was used to delineate the structural morphologies of the poly-Si/Si interface.

## III. RESULTS AND DISCUSSIONS

Figs. 1(a) and (b) show the cross-sectional TEM micrographs for the  $\text{BF}_2$ -implanted and boron-implanted diodes, which were subjected for annealing at  $900^\circ\text{C}$  for 25 min after the implantation. For the  $\text{BF}_2$ -implanted sample, the interfacial oxide had been fully broken and the maximum epitaxial thickness of about 500 Å had grown, while for the boron-implanted sample the interface was still uniform and continuous. The latter was consistent with the result of Probst *et al.* [7]. Fig. 2(a) shows the SIMS profiles for two sets of  $\text{BF}_2$ - and boron-implanted diodes annealed at  $900^\circ\text{C}$  and  $950^\circ\text{C}$ , respectively. It is well known that, with the same  $R_p$ , the junction depth after annealing of the boron-implanted (100)

Manuscript received October 28, 1993; revised January 12, 1994. This work was supported by the National Science Council of the R.O.C. through the Research Contract NSC 82-0404-E009-190.

S. L. Wu, C. L. Lee, and T. F. Lei are with the Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R. O. C.

C. F. Chen and L. J. Chen are with the Department of Materials Science and Engineering, National Tsing Hua University, Hsinchu, Taiwan, R. O. C.

K. Z. Ho and Y. C. Ling are with the Department of Chemistry Science, National Tsing Hua University, Hsinchu, Taiwan, R. O. C.

IEEE Log Number 9216612.




Fig. 1. The TEM micrographs of the poly-Si/Si interfacial morphologies of (a) the BF<sub>2</sub>-implanted diode and (b) the B-implanted diode. The diodes were annealed at 900°C for 25 min.




Fig. 2(a). The SIMS profiles of boron distribution of the BF<sub>2</sub>-implanted and boron-implanted poly-Si emitter contacted p<sup>+</sup>-n shallow junction diodes annealed at 900°C for 25 min and at 950°C for 20 min, respectively.




Fig. 2(b). The SIMS profiles of the implanted boron and fluorine of the 900°C annealing BF<sub>2</sub>-implanted poly-Si emitter contacted p<sup>+</sup>-n shallow junction diode.

Si is much deeper than that of the BF<sub>2</sub>-implanted (100) Si due to the ion channeling effect [1]–[3]. However, in Fig. 2(a), the junction depths of the boron-implanted diodes are much shallower than that of the corresponding BF<sub>2</sub>-implanted diodes. For example, the junction depth of the 900°C annealing boron-implanted diode is about 0.1 μm shallower than that of the 900°C annealing BF<sub>2</sub>-implanted diode.

The above phenomena had not been reported previously. They are believed to be caused by the fluorine effect [9]–[11]. Fig. 2(b) shows the SIMS profile of fluorine along with boron for a 900°C annealing BF<sub>2</sub>-implanted diode. It is seen that a large amount of fluorine segregates at the poly-Si/Si interface. It has been reported that the incorporation of fluorine into oxide could degrade the oxide by breaking Si-O bonds and forming Si-F bonds and subsequently resulting in a volatile SiF<sub>x</sub> product [10]. It has also been reported that the incorporation of fluorine into the boron-doped poly-Si gate would significantly enhance the diffusion of boron through the grain boundaries of poly-Si [11]. Hence, for the BF<sub>2</sub>-implanted samples, the poly-Si/Si interfacial oxide can be easily broken up at a lower temperature and subsequently it causes a deeper junction than the boron-implanted samples.

#### IV. CONCLUSION

In this letter, we report that the poly-Si/Si interfacial oxide of the poly-Si emitter contacted devices can be easily broken up by introducing the fluorine into the poly-Si layer, e.g., by using the BF<sub>2</sub> ion implantation. The annealing temperature to completely break up the interfacial oxide layer can be as low as 900°C. As a result, the junction depth of the BF<sub>2</sub>-implanted poly-Si emitter contacted p<sup>+</sup>-n junction diode will be much deeper than that of the B-implanted device due to the breakup of the poly-Si/Si interfacial oxide.

#### REFERENCES

- [1] *High-Speed Semiconductor Devices*, S. M. Sze, Ed., Wiley: New York, 1990, Chapt. 3.
- [2] T. M. Liu and W. G. Oldham, "Channeling effect of low energy boron implant in (100) silicon," *IEEE Electron Device Lett.*, vol. 4, p. 59, 1983.
- [3] H. Mikoshiba, H. Abiko and M. Kanamori, "Junction leakage current in BF<sub>2</sub><sup>+</sup>-implanted, rapid-thermal-annealed diodes," *Japan. J. of Appl. Phys.*, vol. 25, p. L631, 1986.
- [4] W. R. Burger, C. Lage, B. Landau, M. DeLong and J. Small, "An advanced 0.8 μm complementary BiCMOS technology for ultra-high speed circuit performance," in *Proc. BCTM*, 1990, p. 78.

- [5] J. Warnock, P. F. Lu, T. C. Chen and B. Meyerson, "Boron-doped emitters for high-performance vertical pnp transistors," in *Proc. BCTM*, 1989, pp. 186-189.
- [6] M. Y. Ghannam and R. W. Dutton, "Solid phase epitaxial regrowth of boron-doped polycrystalline silicon deposited by low-pressure chemical vapor deposition," *Appl. Phys. Lett.*, vol. 51, p. 611, 1987.
- [7] V. Probst, H. J. Böhm, H. Schaber, H. Oppolzer and I. Weitzel, "Analysis of polysilicon diffusion sources," *J. Electrochem Soc.*, vol. 35, p. 671, 1988.
- [8] I. R. C. Post and P. Ashburn, "Investigation of boron diffusion in polysilicon and its application to the design of *p-n-p* polysilicon emitter bipolar transistors with shallow emitter junctions." *IEEE Trans. Electron Devices*, vol. 38, p. 2442, 1991.
- [9] J. D. Williams and P. Ashburn, "Epitaxial regrowth of  $n^+$  and  $p^+$  polycrystalline silicon layers given single and double diffusions," *J. Appl. Phys.*, vol. 72, p. 3169, 1992.
- [10] D. N. Kouvastos, J. G. Huang and R. J. Jaccodine, "Fluorine-Enhanced Oxidation of Silicon," *J. Electrochem. Soc.*, vol. 138, p. 1752, 1991.
- [11] H. H. Tseng, M. Orłowski, P. J. Tobin and R. L. Hance, "Fluorine diffusion on a polysilicon grain boundary network in relation to boron penetration from  $p^+$  gates," *IEEE Electron Device Lett.*, vol. 13, p. 14, 1992.