

# A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme

Tien-Yu Lo, *Member, IEEE*, and Chung-Chih Hung, *Senior Member, IEEE*

**Abstract**—A continuous-time fourth-order equiripple linear phase  $G_m - C$  filter with an automatic tuning circuit is presented. A high speed OTA based on the inverter structure is realized. The combined common-mode feedforward and common-mode feedback circuit ensures the input and output common-mode stability. The gain performance could be maintained by combining an equivalent negative resistor circuit at the output nodes. Transconductance tuning can be achieved by adjusting the bulk voltage by using the deep-NWELL technology. The modified automatic tuning circuit relaxes the speed requirement of the tuning blocks. Through the use of the operational transconductance amplifier as a building block with the automatic tuning scheme, the filter  $-3$  dB cutoff frequency is 1 GHz with the group delay less than 4% variation up to 1.5 fc frequency. The  $-43$  dB of IM3 at filter cutoff frequency is obtained with  $-4$  dbm two-tone signals. Implemented in  $0.18\text{-}\mu\text{m}$  CMOS process, the chip occupies  $1\text{ mm}^2$  and consumes 175 mW at a 1.5-V supply voltage.

**Index Terms**—Automatic tuning circuit, deep N-WELL technology, equiripple linear-phase, operational transconductance amplifier (OTA).

## I. INTRODUCTION

THE CONTINUOUS-TIME filters have been widely used in various high speed applications, such as high data-rate read channel hard disks, wireline and wireless communications. The  $-3$  dB cutoff frequency of the designated low-pass filter needs to increase with the speed requirement of the applications, but the high performance constraints, such as low power dissipation, small area, high linearity, and flat group delay, are not loosened for any bit. The  $G_m - C$  topology with simplicity, modularity, open-loop configuration, and electronic tunability would be the conspicuous choice for high frequency filter design.

The operational transconductance amplifier (OTA) is the main building block in the  $G_m - C$  filter topology [1]–[3]. The key function of the OTA is to convert the input voltage into the output current while accuracy and linearity are both maintained. However, the nonidealities of the OTA dominate the filter performance. The parasitic capacitors produce deviation of  $-3$  dB cutoff frequency of low-pass filters, the finite output impedance affects the quality factor, and the voltage-to-current

Manuscript received May 17, 2009; revised August 18, 2009. First published November 10, 2009; current version published January 21, 2011. This work was supported by the National Science Council of Taiwan.

T. Y. Lo is with the Analog Circuit Design Division, MediaTek Inc, Hsinchu 300, Taiwan (e-mail: tienyu.lo@gmail.com).

C. C. Hung is with the Department of Electrical Engineering, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: cchung@mail.nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2009.2034527




Fig. 1. Simplified diagram of the proposed OTA.

conversion affects the filter linearity. Many previous works have been proposed [4], [5], but those highly linear circuits are difficult to be used when high speed is required.

In this paper, a 1 GHz fourth-order equiripple linear-phase  $G_m - C$  low-pass filter, based on a high performance OTA, with an automatic tuning circuit is presented. The target of the filter is for fast read channel storage system. Section II develops the high speed OTA based on the Nauta's inverter structure [6]. Owing to the pseudo-differential structure, the suitable common-mode control system should be included. In Section III, the proposed filter is designed by cascading two biquadratic filters. A modified automatic tuning circuit designed to suppress the effects caused by the fabricated corner variation and temperature is discussed in Section III. The measurement results are shown in Section IV. Finally, conclusions are presented in Section V.

## II. OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

In this section, the proposed OTA circuit is discussed. Fig. 1 shows a simplified diagram of the proposed OTA. The block diagram is composed by the symbol of the inverter. The OTA circuit can be divided into four parts. In this diagram, voltage-to-current conversion is composed by inverters I1 and I2. Common-mode feedforward (CMFF) and common-mode feedback (CMFB) control are composed by inverters  $I_{f1}$  to  $I_{f5}$  and  $I_b$ , respectively. Gain-enhancement is achieved by inverters  $I_{g1}$  and  $I_{g2}$ . Detailed concepts are analyzed in the subsections.

### A. The Voltage-to-Current Conversion

The circuit diagram of the class-AB OTA is shown in Fig. 2. The voltage-to-current conversion circuit is composed by transistors M1 to M4, where the device parameter of M1 is equal




Fig. 2. High-speed transconductor circuit.

to M3 and M2 is equal to M4. These transistors would operate in the saturation region, and the signals applied to the gate terminal are  $V_{i+} = V_{cm} + v_d/2$ ,  $V_{i-} = V_{cm} - v_d/2$ , where  $V_{cm}$  is the input common-mode voltage and  $v_d$  is the input differential voltage. By using the square law equation of saturated transistors, the voltage-to-current conversion can be analyzed and the transconductance can be expressed as

$$G_m = (V_{DD} - V_{thn} + V_{thp}) \sqrt{K_{1,3} K_{2,4}} \quad (1)$$

where  $V_{DD}$  is the supply voltage,  $V_{thn}$  is the threshold voltage of the nMOS transistor,  $V_{thp}$  is the threshold voltage of the pMOS transistor, and  $K_i$  is the device parameter of transistor  $M_i$ . Thus, the transconductance will be related to device parameter, supply voltage, and threshold voltage. We should note that when large device sizes are used, the OTA is linear even while  $K_{1,3}$  is not equal to  $K_{2,4}$ .

For the circuit to operate at very high frequency, absence of internal nodes would be significant to avoid the effect caused by the parasitic capacitance. We can find that the simple voltage-to-current conversion composed by transistors M1–M4 operates with no internal nodes. Thus, the only parasitic capacitance existing in the signal path is resulted from the transistor channel, and the pole would locate at the tens of GHz range. In addition, a large transconductance should be designed because the transconductance would be proportional to the  $-3$  dB cutoff frequency of the  $G_m - C$  low-pass topology. With small feature sizes of nano-scale CMOS technology, the drain current of single MOS transistor can be approximated as

$$I_{D,sat} = \frac{K(V_{GS} - V_{th})^2}{2[1 + \theta(V_{GS} - V_{th})]} \quad (2)$$

where  $\theta$  is the mobility reduction coefficient. If we assume that  $K_{1,3}$  is equal to  $K_{2,4}$ , we can define  $V_{ov} = V_{cm} - V_{thn} = V_{DD} - V_{cm} - |V_{thp}|$ . From the analysis of a Taylor series expansion,

the third-order harmonic distortion term would be the dominant component of the OTA, and the HD3 would be given by

$$HD_3 = \frac{-2\theta v_d^2}{V_{ov} [4 + 2\theta V_{ov} (5 + 4\theta V_{ov} + \theta^2 V_{ov}^2)]}. \quad (3)$$

Thus, the linearity can be improved by giving a larger overdrive voltage, which requires a higher supply voltage or a smaller threshold voltage. Usually, half the value of supply voltage should be chosen for input common-mode voltage when  $K_{1,3}$  is equal to  $K_{2,4}$ . In the situation, the output voltage would be close to half of the supply voltage, and thus no output common-mode current would appear.

The device mismatch will cause the second-order effects of the voltage-to-current conversion, and thus the linearity performance is degraded. In simulation, less than  $-45$  dB distortion can be easily achieved with 1% device mismatch. Furthermore, common-centroid layout has been used in the OTA to maintain the performance.

For the required large transconductance, the thermal noise, which dominates noise performance for high speed circuit, would be reduced as well. The PSRR of the circuit depends on the gain performance of the OTA, and a signal transfer response is measured. In this circuit, the power supply rejection is 35 dB at low frequency. Besides, two tone signals can be used to obtain the IM2 performance. In our simulation, the value of less than  $-55$  dB can be easily achieved.

### B. Common-Mode Control System

The OTA behaves as a pseudo-differential structure and thus a CMFF circuit should be used to restrict the effect caused by the variation of the input common-mode signal. Transistors M9 and M14 have one half of the device parameter of transistor M1, and transistors M10 and M13 have one half of the device parameter of transistor M2. The input common-mode signal can be obtained by using transistors M9, M10, M13, and M14. Then,




Fig. 3. (a) Negative output resistance circuit for gain enhancement. (b) Transconductance tuning circuit.

the quantity of the input common-mode variation would be cancelled out at output nodes through transistors M11 and M12.

Owing to the cascading structure of the  $G_m - C$  topology, the output nodes of one OTA would be the input nodes of the following OTA. The output common-mode voltage should be fixed to the value of the input common-mode voltage, and thus the linearity of the designed filter would be hold. In our circuit, the output common-mode voltage is maintained by an adaptive CMFB circuit, which includes transistors MFB1 and MFB2. No additional common-mode sensing circuit would be required because the information of the output common-mode voltage appears at the next OTA stage. Thus, the output common-mode information would be detected by the voltage  $V_{cnext}$ , which is the  $V_c$  node of the next OTA stage. Then, the signal produced by the CMFB circuit would be combined with the CMFF circuit to adjust the output common-mode voltage accordingly.

In this control system, the CMFF topology forwards the input signal and does signal cancellation in the current domain. It will not amplify the signal and no stability issues will occur. On the other hand, the stability issue is important for the CMFB circuit. To check the stability of the CMFB loop, we should break the feedback loop and check the phase margin. The open-loop gain can be derived by  $A_{cmfb,open} = g_{m_{FBI}} \times R_{out}$ , where  $g_{m_{FBI}}$  is the transconductance of MFB1 and  $R_{out}$  is the output impedance of the OTA. The dominant pole is given by  $1/(C_L \times R_{out})$ , where  $C_L$  is the loading capacitance and it is about 0.9 pF in our design. The non-dominant pole is determined by  $(g_{m_{11}} + g_{m_{12}})/2C_c$ , where  $C_c$  is the capacitance seen from node  $V_c$ , which is small compared to the loading capacitor, and  $g_{m_{11}}$  and  $g_{m_{12}}$  are the transconductance of transistors M11 and M12.

For the open-loop simulation of the common-mode system, a large inductor is placed in the loop in order to open the small signal path. In the system,  $V_c$  node would introduce the non-dominant pole, and a phase margin of  $53^\circ$  can be obtained while the loading capacitor of 0.9 pF is given.

### C. Gain Enhancement and Transconductance Tuning Scheme

In the topology, the gain performance should be taken into account as well. The gain enhancement stage is restricted due to

the requirement of no any internal nodes in the high speed design. Moreover, the small feature size, which is chosen for small parasitic capacitance, also degrades the gain performance. The negative resistance circuit for gain enhancement, composed by transistors M15 to M18, is shown in Fig. 3(a). With the addition of Fig. 3(a), the fabricated dc gain of larger than 35 dB could be achieved. Besides, the channel length modulation effect, which is a distortion source contributed to the proposed circuit, can be minimized.

Since the required value of the negative resistance depends on the inverter output resistance, the device mismatch issue may degrade the gain of the OTA and also the pass-band gain of the filter. In addition to careful circuit layout, a trimmed forward bias voltage at the bulk of the positive feedback devices can further maintain the gain performance. Besides, the power supply rejection is proportional to the gain of the OTA, and the gain enhancement circuit provides a higher rejection performance.

Without the existence of internal nodes, the possible transconductance tuning nodes left are the supply voltage and the bulks. In [6], the transconductance was tuned by adjusting the supply voltage. However, the method not only degrades the linearity when fixed common-mode voltage is applied from the previous stage of the system, but also increases the complexity of the regulator due to class-AB operation. Besides, the voltage supplied by the regulator should operate within a specific range for transconductance tuning. Since the ability to provide large current and low noise should be maintained at the same time, a high performance regulator is required. Thus, in this paper, the transconductance is tuned by adjusting both the bulk voltage of pMOS and nMOS in the deep-NWELL CMOS process. Fig. 3(b) shows the bulk tuning circuitry. When the voltage at  $V_{tune}$  is changed, the voltage at nodes  $V_{tn}$  and  $V_{tp}$  would be adjusted to opposite values accordingly. The forward bias scheme would decrease the values of  $V_{thn}$  and  $|V_{thp}|$ , and then the transconductance of the proposed OTA would be dependent on the value of  $V_{tune}$ . There are some advantages of the forward bias scheme. First, the speed can be enhanced to a higher value while the increased power consumption is less than increasing the  $V_{DD}$  voltage. Second, the variation of threshold voltage becomes smaller because forward bias shrinks the depletion




Fig. 4. Fourth-order equiripple linear phase filter.

layers of MOS transistors [7]. Therefore, the short channel effect can be reduced. Finally, the overdrive voltage becomes large under this condition, and the linearity of the OTA could be further improved.

However, the latch-up effect and leakage current would be the problems, and thus the constraint of a 0.5 V forward bias in deep N-WELL process should be maintained [8]. Thus, we can design the device aspect ratios of transistors MT7 and MT8 by the following constraint:

$$\left(\frac{W}{L}\right)_{MT7} \geq \frac{\mu_p}{\mu_n} \left(\frac{0.5 - V_{thn}}{V_{DD} - |V_{thp}|}\right)^2 \left(\frac{W}{L}\right)_{MT4} \quad (4)$$

$$\left(\frac{W}{L}\right)_{MT8} \geq \frac{\mu_n}{\mu_p} \left(\frac{0.5 - |V_{thp}|}{V_{DD} - V_{thn}}\right)^2 \left(\frac{W}{L}\right)_{MT5} \quad (5)$$

where  $\mu_n$  and  $\mu_p$  is the low-field mobility of nMOS and pMOS transistors. We should note that transistors MT7 and MT8 would operate in the weak inversion region in the circuit when a smaller forward bias voltage is applied.

In the simulation, the threshold voltage becomes larger at the slow corner case, and thus the filter operates at a lower cutoff frequency. Since the tuning circuit will tend to increase the speed of the filter,  $V_{tune}$  is increased. On the opposite,  $V_{tune}$  is decreased at the fast corner case. Therefore, large threshold voltage implies larger gate overdrive voltage of transistors MT7 and MT8, and small threshold voltage implies smaller gate overdrive voltage. To design this circuit, the device parameter should meet the requirement from (4) and (5) at first. Then, the cases of the corner conditions and temperature variations should be simulated. We should make sure the gate-to-source voltage of transistors MT7

and MT8 vary within limited threshold range when  $V_{tune}$  is adjusted from ground to supply voltage. Under this condition, a large aspect ratio is chosen in this design.

In addition, the value of the negative resistance for gain enhancement could be tuned separately by applying another bulk tuning circuitry, and thus the  $Q$  tuning can be also achieved.

By applying the forward bias to the bulk terminal, the tuning range of the transconductance is  $\pm 25\%$  in this design. In the  $G_m - C$  topology, the cutoff frequency of the filter is proportional to the unity gain frequency of the OTA, and thus the filter tuning range is determined by the same value. Process corner variation from slow-slow to fast-fast cases and temperature variation between  $-20^\circ\text{C}$  to  $100^\circ\text{C}$  are included in simulation. Simulation results show that the deviation of the filter cutoff frequency can be covered by the tuning scheme. In the OTA, the transconductance shown in (1) implies that supply variation can directly affect the filter cutoff frequency. From simulation, the tuning scheme can cover  $\pm 13\%$  of the supply variation, and this value can be easily maintained by using a simple low dropout regulator.

#### D. Comparison With Nauta's Structure

In Nauta's structure [6], four inverters are used to maintain input common-mode rejection and enhance output resistance. The output voltage is self-biased and is dependent on the supply and process variation. In our circuit, four inverters are used in the CMFF circuit to maintain input common-mode rejection. Additional two inverters are used to perform positive feedback loop. We should note that the two inverters, which only occupy a small area, are required to compensate for the output conductance. The input common-mode rejection and the output conductance




Fig. 5. Modified automatic tuning scheme.

can be controlled separately. We can easily maintain the gain performance as the device length is scaled down, and the cost of the topology is additional 3% current consumption. The CMFB circuit is composed by one inverter. It can be used to maintain output common-mode voltage and thus the linearity can be further enhanced. On the other hand, if we take the proposed tuning circuit into consideration, this circuit has consumed less power and area. This is because a high performance regulator is required in Nauta's structure, and the inverter under forward bias consumes less power in this work.

### III. FILTER ARCHITECTURE AND AUTOMATIC TUNING CIRCUIT

The architecture of the fourth-order equiripple linear phase filter is shown in Fig. 4. The filter is designed based on the cascade of two biquadratic filters. The LC ladder structure is chosen due to its low sensitivity. A constant group delay should be maintained to avoid detection problems in the frequency band where the spectral components of the signal are located. Therefore, an equiripple transfer prototype is designed for the filter. In the structure, each OTA has its individual CMFB circuit. The number of CMFB circuits is reduced due to the sharing of the same output nodes. In order to check the stability of the biquadratic section, a current pulse is given at output nodes and we can find that the 1% settling-time is less than 0.5 ns. The parasitic capacitors result in deviation of the cutoff frequency and the effect becomes prominent especially for the target of gigahertz application. Therefore, the integration capacitance must be designed by taking the transistor gate capacitance, junction capacitance, and additional MIM capacitance into consideration.

Since the transconductance and the capacitance would change with process and temperature variations, an automatic tuning scheme should be used to maintain the time constant in this low  $Q$  filter design. The indirect tuning, which takes the advantage of the less complexity and smaller area than the direct tuning, is used here. Fig. 5 shows the proposed master-slave tuning strategy. The tuning strategy is composed by the OTAs, squarers, and a comparator. In the figure,  $OTA_x$  is a replica of the OTA in the proposed filter and the same load condition of

$C_L = C_{BQ1}$  should be applied. By applying a reference signal with the reference frequency of  $f_{ref}$ , which can be given by

$$v_{ref} = A \sin(2\pi f_{ref} t) \quad (6)$$

and defining  $g_{mi}$  as the transconductance of  $OTA_i$ , the integrator output voltage becomes

$$v_o = \left( \frac{g_{m1}}{g_{m2}} \right) \left( \frac{f_u}{f_{ref}} \right) A \cos(2\pi f_{ref} t) \quad (7)$$

where  $f_u$  is the unity-gain frequency of the integrator and is given by

$$f_u = \frac{g_{mx}}{2\pi C_L}. \quad (8)$$

Then, the scheme utilizes the magnitude detection and the error current signal is generated based on the difference of the following two magnitudes:

$$v_o^2 = \frac{1}{2} \left[ A \left( \frac{g_{m1}}{g_{m2}} \right) \left( \frac{f_u}{f_{ref}} \right) \right]^2 - \frac{1}{2} \left[ A \left( \frac{g_{m1}}{g_{m2}} \right) \left( \frac{f_u}{f_{ref}} \right) \right]^2 \cos(4\pi f_{ref} t) \quad (9)$$

$$v_{ref}^2 = \frac{1}{2} A^2 - \frac{1}{2} A^2 \cos(4\pi f_{ref} t). \quad (10)$$

Finally, a following low-pass filter would be used to filter out the high frequency components. When  $OTA1$  and  $OTA2$  have the transconductance ratio of  $k$ , the frequency of the reference signal can be relaxed by the same ratio.

When the speed of filter increases to the gigahertz range, the deviation of the filter cutoff frequency occurs owing to limited circuit precision. However, since the tuning circuit proposed in the manuscript can operate at a slower speed for the same target of cutoff frequency, a high precision squarer and accurate tuning operation can be easily obtained. Therefore, we can make the selection of the reference frequency flexible, rather than the only choice of the filter cutoff frequency in [9]. Besides, low frequency reference signal can be used to relax the high speed requirement of the tuning circuitry for our high speed




Fig. 6. Measured frequency response of the proposed filter.




Fig. 7. Measured group delay of the proposed filter.

filter, and the process corner variation would not affect the ratio of  $k$  largely. The control signal for correct transconductance is also applied to the slave integrator which matches the proposed master filter.

#### IV. MEASUREMENT RESULTS

The filter was fabricated by the TSMC 0.18- $\mu\text{m}$  CMOS process and measured with a 1.5-V supply voltage. The on-chip input and output buffers are used for the high frequency measurement. Fig. 6 shows the measured magnitude response of the proposed filter. The cutoff frequency is set to 1 GHz by the automatic tuning circuit. The transfer curve is accurate when operation frequency is less than 2 GHz. At high frequency, the effect caused by PCB board, package and bounding wires affect the filter transfer function, and thus the deviation of the curve occurs. Fig. 7 shows the measured group delay characteristics.




Fig. 8. Two-tone inter-modulation (IM3) of the filter.




Fig. 9. Die micrograph.

It shows that the deviation of the group delay is within the range of  $\pm 200$  ps up to 1.5 fc. Fig. 8 shows the  $-43$  dB of IM3 at filter cutoff frequency with  $-4$  dBm two tone signals of 0.995 and 1.005 GHz. The measured CMRR of the filter is  $-32$  dB, and the dynamic range of 39 dB is measured at  $-43$  dB IM3 performance. The measured noise spectrum is  $-147$  dBm/Hz at filter cutoff frequency. The noise is provided by the combination of the filter circuit, output buffer, and PCB board. Integrating the input referred-noise over the filter operation frequency, the signal-to-noise ratio is given by about 40 dB at  $-40$  dB IM3 input signal.

The filter and the automatic tuning circuit together dissipate 175 mW. The chip micrograph with the active area of  $1 \text{ mm}^2$  is shown in Fig. 9.

To compare the proposed filter with the previous researches, the figure of merit (FOM) defined in [10] is introduced. The

TABLE I  
COMPARISON OF PREVIOUSLY REPORTED WORKS

Reference	[9]	[10]	[11]	This work
Technology	0.35- $\mu\text{m}$ CMOS	0.35- $\mu\text{m}$ CMOS	0.25- $\mu\text{m}$ CMOS	0.18- $\mu\text{m}$ CMOS
Filter order	7	4	7	4
-3dB frequency	200MHz	550MHz	200MHz	1GHz
Automatic tuning (AT)	Yes	Yes	Yes	Yes
Group delay ripple	<5% at 1.5fc	N/A	<5% at 1.5fc	<4% at 1.5fc
IM3/HD3	-44dB at 0.5Vpp (IM3)	-40dB at 0.3Vpp (IM3)	-42dB at 0.8Vpp (HD3)	-43dB at 0.35Vpp (IM3)
Supply	3V	3.3V	3.0V	1.5V
Power consumption	60mW	140mW	270mW	175mW
FOM	1633	3025	500	4114

FOM, which takes the boosting factor, the speed of filter, technology feature size, and power per pole quantity into consideration, is given by

$$\text{FoM} = \frac{B[\text{Bandwidth}(\text{MHz})]^2 \times \text{technology}(\mu\text{m})}{\text{ppp}(\text{mW})} \quad (11)$$

where  $B$  is the boosting factor. The boosting factor is assumed to be 1 for no-boosting structure and 1.5 if the reported filter has boosting. The filter results are compared with previous realization in Table I, and FOM shows the high performance operation of the proposed filter.

## V. CONCLUSION

In this paper, a high-speed OTA based on the inverter structure is realized. The combined CMFF and CMFB circuit ensures the input/output common-mode stability. The gain performance could be maintained by combining an equivalent negative resistor circuit at the output nodes. The forward bias scheme not only solves the problem of transconductance tuning but also improves the circuit linearity. This is the first time to present this tuning scheme in the filter signal processing. The OTA is used to design a 1 GHz fourth-order equiripple linear phase  $G_m - C$  filter. An automatic tuning circuit which relaxes the need of high speed operation of the squarers and comparators is introduced. The theoretical properties of the proposed filter are experimentally verified.

## ACKNOWLEDGMENT

The authors would like to thank the National Chip Implementation Center of Taiwan for supporting the chip fabrication.

## REFERENCES

- [1] T. Y. Lo, C. C. Hung, and M. Ismail, "A wide tuning range Gm-C filter for multi-mode direct-conversion wireless receivers," in *Proc. ES-SCIRC*, 2007, pp. 210–213.
- [2] T. Y. Lo and C. C. Hung, "A 40 MHz double differential-pair CMOS OTA with  $-60$  dB IM3," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 258–265, Feb. 2008.
- [3] S. R. Zarabadi, M. Ismail, and C. C. Hung, "High performance analog VLSI computational circuits," *IEEE J. Solid-State Circuits*, vol. 33, no. 4, pp. 644–649, Apr. 1998.
- [4] J. A. De Lima and C. Dualibe, "A linearly tunable low voltage CMOS transconductor with improved common-mode stability and its application to gm-C filters," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 48, no. 7, pp. 649–660, Jul. 2001.
- [5] T. Y. Lo and C. C. Hung, "A 1-V Gm-C low-pass filter for UWB wireless application," in *Proc. A-SSCC*, 2008, pp. 277–280.
- [6] B. Nauta, "A CMOS transconductance-C filter technique for very high frequencies," *IEEE J. Solid-State Circuits*, vol. 27, no. 2, pp. 142–153, Feb. 1992.
- [7] Y. Oowaki, M. Noguchi, S. Takagi, D. Takashima, M. Ono, Y. Matsunaga, K. Sunouchi, H. Kawaguchiya, S. Matsuoka, M. Kamoshida, T. Fuse, S. Watanabe, A. Toriumi, S. Manabe, and A. Hojo, "A sub-0.1  $\mu\text{m}$  circuit design with substrate-over-biasing," in *IEEE ISSCC Dig. Tech. Papers*, 1998, pp. 88–89.
- [8] M. Miyazaki, G. Ono, and K. Ishibash, "A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias," *IEEE J. Solid-State Circuits*, vol. 37, no. 2, pp. 142–153, Feb. 2002.
- [9] J. Silva-Martínez, J. Adut, J. M. Rocha-Perez, M. Robinson, and S. Rokhsaz, "A 60 mW, 200 MHz continuous-time seventh-order linear phase filter with on-chip automatic tuning system," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 216–225, Feb. 2003.
- [10] P. Pandey, J. Silva-Martínez, and X. Liu, "A CMOS 140-mW fourth-order continuous-time low-pass filter stabilized with a class AB common-mode feedback operating at 550 MHz," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 4, pp. 811–820, Apr. 2006.
- [11] S. Dosho, T. Morie, and H. Fujiyama, "A 200 Mhz seventh-order equiripple continuous-time filter by design of nonlinearity suppression in 0.25  $\mu\text{m}$  CMOS process," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 559–565, May 2002.



**Tien-Yu Lo** (S'06–M'08) received the B.S., M.S., and Ph.D. degrees in communication engineering from National Chiao Tung University, Hsinchu, Taiwan, in 2001, 2003, and 2007, respectively.

Since 2008, he has been working with Analog Circuit Design Division, MediaTek Inc., Taiwan, as an Analog IC Designer. His research interests include analog and mixed-signal circuit design with particular focus on the topic of continuous-time filters and analog-to-digital converters.



**Chung-Chih Hung** (M'98–SM'07) was born in Tainan, Taiwan. He received the B.S. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 1989, and the M.S. and Ph.D. degrees in electrical engineering from The Ohio State University, Columbus, in 1993 and 1997, respectively.

From 1989 to 1991, he served in the Taiwan Marine Corps as a communication officer. From 1997 to 2003, he worked for several IC design companies in San Jose, CA, and San Diego, CA, where he held analog circuit design manager and director positions. Since 2003, he has been with National Chiao Tung University, Hsinchu, Taiwan, where he is currently an Associate Professor with the Department of Electrical Engineering. His research interests include the design of analog and mixed-signal integrated circuits for communication and high-speed applications.