# On-Chip ESD Protection Design With Substrate-Triggered Technique for Mixed-Voltage I/O Circuits in Subquarter-Micrometer CMOS Process

Ming-Dou Ker, Senior Member, IEEE, Kun-Hsien Lin, Student Member, IEEE, and Chien-Hui Chuang

Abstract—A new electrostatic discharge (ESD) protection design, by using the substrate-triggered stacked-nMOS device, is proposed to protect the mixed-voltage I/O circuits of CMOS ICs. The substrate-triggered technique is applied to lower the trigger voltage of the stacked-nMOS device to ensure effective ESD protection for the mixed-voltage I/O circuits. The proposed ESD protection circuit with the substrate-triggered technique is fully compatible to general CMOS process without causing the gate-oxide reliability problem. Without using the thick gate oxide, the new proposed design has been fabricated and verified for 2.5/3.3-V tolerant mixed-voltage I/O circuit in a 0.25- $\mu$ m salicided CMOS process. The experimental results have confirmed that the human-body-model ESD level of the mixed-voltage I/O buffers can be successfully improved from the original 3.4 to 5.6 kV by using this new proposed ESD protection circuit.

Index Terms—Electrostatic discharge (ESD), ESD protection circuit, mixed-voltage I/O circuits, substrate-triggered technique.

#### I. INTRODUCTION

• O IMPROVE circuit operating speed and performance, the device dimensions of MOSFET had been shrunk in the advanced deep-submicrometer integrated circuits. In order to follow constant-field scaling requirement and to reduce power consumption, the power supply voltages in CMOS ICs have been also scaled downwards. So, most microelectronic systems require the interfacing of semiconductor chips or subsystems with different internal power supply voltages. With the mix of power supply voltages, chip-to-chip interface I/O circuits must be designed to avoid electrical overstress across the gate oxide [1], to avoid hot-carrier degradation [2] on the output devices, and to prevent undesirable leakage current paths between the chips [3], [4]. For example, a 3.3-V I/O interface is generally required for ICs realized in CMOS processes with a normal internal power-supply voltage of 2.5 or 1.8 V. The traditional CMOS I/O buffer with  $V_{DD}$  of 2.5 V is shown in Fig. 1(a) with output and input stages. When an external 3.3-V signal is applied to the I/O pad, the channel of the output pMOS and

M.-D. Ker and K.-H. Lin are with the Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. (e-mail: mdker@ieee.org).

C.-H. Chang is with the Intellectual Property Development Group, Faraday Technology Corporation, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TED.2004.835021



Fig. 1. Typical circuit diagrams for (a) the traditional CMOS I/O buffer, and (b) the mixed-voltage I/O buffer with the stacked-nMOS and the N-well self-biased pMOS.

the parasitic drain-to-well junction diode in the output pMOS cause the leakage current paths from the I/O pad to  $V_{\rm DD}$ , as the dashed lines shown in Fig. 1(a). Moreover, the gate oxides of the output nMOS, the gate-grounded nMOS for input electrostatic discharge (ESD) protection, and the input inverter stage are overstressed by the 3.3-V input signal.

To solve the gate-oxide reliability issue without using the additional thick gate oxide process (or referred to as dual-gate oxide in some CMOS processes [5], [6]), the stacked-MOS configuration had been widely used in the mixed-voltage I/O buffers [7]–[12], and in the power-rail ESD clamp circuits [13]. The typical 2.5/3.3 V-tolerant mixed-voltage I/O circuit is shown in Fig. 1(b) [8]. The pull-up pMOS, connected from the I/O pad to the  $V_{\rm DD}$  power line, has the self-biased circuits for tracking its gate and n-well voltages, when the 3.3-V input signals enter the I/O pad. The maximum output voltage level of such a 2.5/3.3 V-tolerant I/O buffer is only  $V_{\rm DD}$  (2.5 V).

ESD stresses on an I/O pad have four pin-combination modes: positive-to- $V_{SS}$  (PS-mode), negative-to- $V_{SS}$  (NS-mode), positive-to- $V_{DD}$  (PD-mode), and negative-to- $V_{DD}$  (ND-mode) ESD

Manuscript received February 24, 2004; revised April 26, 2004. This work was supported by the National Science Council (NSC), Taiwan, R.O.C. under Contract NSC 93–2215-E-009–014. The review of this paper was arranged by Editor S. Kimura.

zapping conditions [14], [15]. To achieve high enough ESD robustness of the CMOS output buffer, the CMOS buffer is generally drawn with larger device dimensions and a wider spacing from the drain contact to the poly gate, which often occupy a larger layout area in the I/O cell. The  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuits across the power lines of CMOS ICs had been reported to effectively increase ESD robustness of CMOS I/O buffers [16]–[18]. Under the positive-to- $V_{\rm SS}$  ESD stress condition, the ESD current can be discharged through the parasitic diode of pMOS and the  $V_{DD}$ -to- $V_{SS}$  ESD camp circuit to ground. Therefore, the traditional CMOS output buffer cooperating with the  $V_{\rm DD}$ -to- $V_{\rm SS}$  ESD clamp circuit can sustain a much higher ESD stress [18]. But, due to the leakage current issue in the mixedvoltage I/O buffer, there is no parasitic diode connected from the I/O pad to  $V_{DD}$  power line in the mixed-voltage I/O buffer. Because of the limitation of placing a diode from the pad to  $V_{\rm DD}$  in the mixed-voltage I/O circuits, the positive-to- $V_{\rm SS}$  ESD voltage zapping on the I/O pad cannot be discharged from the pad to  $V_{DD}$  power line, and cannot be discharged through the additional power-rail ( $V_{DD}$ -to- $V_{SS}$ ) ESD clamp circuit. Such positive-to- $V_{\rm SS}$  ESD current on the I/O pad is discharged through the stacked-nMOS in the snapback breakdown condition. However, the nMOS in stacked configuration has a higher trigger voltage  $(V_{t1})$  and a higher snapback holding voltage  $(V_{sb})$ , but a lower secondary breakdown current  $(I_{t2})$ , as compared to the single nMOS [19]. Therefore, such mixed-voltage I/O circuits with stacked nMOS often have much lower ESD levels under the positive-to- $V_{\rm SS}$  ESD stress condition, as compared to the I/O circuits with a single nMOS [19], [20]. In addition, without the parasitic diode connected from the I/O pad to  $V_{\rm DD}$  power line, the mixed-voltage I/O circuit also has a lower ESD level under the positive-to- $V_{\rm DD}$  ESD stress condition. Therefore, ESD protection design for the mixed-voltage I/O circuits is mainly focused on improving the ESD level under the positive ESD stress conditions.

To improve the turn-on uniformity among the multiple fingers of CMOS output buffer, the substrate-triggered design [21]–[24] had been reported to increase ESD robustness of the large-device-dimension nMOS. However, in the literature, the substrate-triggered technique was never reported to improve ESD robustness of the stacked-nMOS in the mixed-voltage I/O circuits. In this paper, the substrate-triggered stacked-nMOS device, which combines the substrate-triggered technique with the stacked-nMOS device, is proposed to protect the mixed-voltage I/O circuits of CMOS ICs. The proposed ESD protection circuit with the substrate-triggered technique is fully compatible to general CMOS process without causing the gate-oxide reliability problem. Without using the thick gate oxide, the new proposed design has been fabricated and verified for 2.5/3.3 V tolerant mixed-voltage I/O circuit in a 0.25- $\mu$ m salicided CMOS process [25].

# II. STACKED-NMOS WITH SUBSTRATE-TRIGGERED TECHNIQUE

### A. Stacked-nMOS Device

The finger-type layout pattern and the corresponding cross-sectional view of stacked-nMOS structure in the



Fig. 2. (a) Finger-type layout pattern, and (b) the corresponding cross-sectional view, of the stacked-nMOS device for mixed-voltage I/O circuit in a p-substrate CMOS process.

mixed-voltage I/O circuit are shown in Fig. 2, which includes one pair of nMOS transistors connected in a stack configuration. The stacked-nMOS device is used as both of the pull-down device and ESD protection device for the I/O circuit. The nMOS transistor pair includes a first transistor (top nMOS transistor), having a drain connected to an I/O pad, and a gate  $(V_{G1})$  connected to the  $V_{DD}$  power supply. A second nMOS transistor (bottom nMOS transistor) of the nMOS transistor pair is merged into the same active area of the first transistor, having a gate  $(V_{G2})$  connected to the pre-driver of the mixed-voltage I/O circuit. The drain of the bottom nMOS transistor and the source of the top nMOS transistor are constructed together by sharing the common N+ diffusion region.

The independent control of the top and bottom gates of stacked-nMOS device allows the device to meet reliability limits during normal circuit operation. The voltage ( $V_{G1}$ ) of the top nMOS is biased at the  $V_{DD}$  voltage (e.g., 2.5 V in a 2.5/3.3 V mixed-voltage I/O interface). The voltage ( $V_{G2}$ ) of the bottom nMOS is at  $V_{SS}$  provided by the predrive to avoid leakage current through the stacked-nMOS structure, when the I/O circuit has a high-voltage input signal. With a high-voltage input signal at the pad (e.g., 3.3 V in a 2.5/3.3 V mixed-voltage I/O interface), the shared common diffusion region has approximately a voltage level of  $V_{DD}$ - $V_{th}$  (~ 1.9 V). The  $V_{th}$  (~ 0.6 V) is the threshold voltage of nMOS device. Therefore, the stacked-nMOS can be operated within the safe range for both dielectric and hot carrier reliability limitations.

Under the positive-to- $V_{SS}$  ESD stress condition, the stacked-nMOS is operated in snapback breakdown, with

the bipolar effect taking place between the drain of the top nMOS and the source of the bottom nMOS. These two diffusions act as bipolar emitter and collector, respectively. Their spacing determines the base width and turn-on efficiency of the lateral bipolar transistor. The snapback mechanism of stacked-nMOS for conducting large amounts of ESD current involves both avalanche breakdown and turn-on of the parasitic lateral bipolar transistor. The hole current  $(I_{sub})$  generated from drain avalanche breakdown, drifting through the effective substrate resistance  $(R_{sub})$  to ground, may elevate the substrate potential  $(V_{sub})$  of the emitter-base junction in the lateral bipolar transistor. The voltage level, where the local substrate potential is elevated, depends on the relative proximity to the avalanching junction. When the emitter-base junction of bipolar transistor begins to weakly forward bias due to the increase of local substrate potential, additional electron current through the bipolar device is acted as "seed current" to drive a significant increase in the multiplication rate and avalanche current generation at the collector-base junction of the lateral bipolar transistor. Therefore, a "snapback" is seen, and the lateral bipolar transistor enters strong bipolar conduction to discharge ESD current.

#### B. Substrate-Triggered Stacked-nMOS Device

The snapback operation of stacked-nMOS devices depends on the substrate current ( $I_{sub}$ ), which is created at the reverse-biased drain/substrate junction, to forward bias the source/substrate junction. Hence, the substrate resistance ( $R_{sub}$ ) and substrate current ( $I_{sub}$ ) are the important design parameters for ESD protection [26], [27]. However, the substrate-triggered technique can be used to generate the substrate current. With the substrate-triggered current, the trigger voltage ( $V_{t1}$ ) of the stacked-nMOS device in mixed-voltage I/O circuits can be reduced for more effective ESD protection. In this paper, the substrate-triggered technique with the stacked-nMOS device, which combines the substrate-triggered technique with the stacked-nMOS device, is proposed to protect the mixed-voltage I/O circuits of CMOS ICs.

The finger-type layout pattern and the corresponding crosssectional view of the new proposed substrate-triggered stackednMOS device are shown in Fig. 3(a) and (b), respectively. As shown in Fig. 3, a P+ diffusion is inserted into the center region of stacked-nMOS device as the substrate-triggered point. The trigger current ( $I_{trig}$ ) is provided by the special ESD detection circuit. An N-well structure is further diffused under the source region of this device to form a higher equivalent substrate resistance to improve turn-on efficiency of the parasitic lateral bipolar transistor in the stacked-nMOS device.

#### C. ESD Protection Circuit

The ESD protection design, which includes the substrate-triggered stacked-nMOS device and the substrate-triggered circuit for the mixed-voltage I/O circuits, is shown in Fig. 4. The substrate-triggered circuit is composed of the diode string, a pMOS device (P1), and an nMOS device (N1), to provide the substrate current for triggering on the parasitic lateral bipolar transistor in the stacked-nMOS device, while the ESD voltage is



Fig. 3. (a) Finger-type layout pattern, and (b) the corresponding cross-sectional view, of the substrate-triggered stacked-nMOS device for mixed-voltage I/O circuit in a p-substrate CMOS process.



Fig. 4. Schematic circuit diagram of the substrate-triggered stacked-nMOS device with substrate-triggered circuit for the mixed-voltage I/O circuits.

applied on the I/O pad. The anode of the diode string in the substrate-triggered circuit and the collector of the parasitic bipolar transistor in the stacked-nMOS device are connected to I/O pad. The cathode of the diode string is connected to the source of P1. The emitter (the base) of the lateral bipolar transistor is connected to the  $V_{\rm SS}$  power line (the drain of P1). The nMOS (N1) is connected between the base of the lateral bipolar transistor and the  $V_{\rm SS}$  power line. The gates of P1 and N1 are connected together to the  $V_{\rm DD}$  power line through a resistor. The resistor is realized by an N+ diffusion with a parasitic N+/P-sub diode to



Fig. 5. Cross-sectional view of the substrate-triggered stacked-nMOS device with substrate-triggered circuit for the mixed-voltage I/O circuits.

avoid the antenna effect during the CMOS process fabrication. The diode string including in the substrate-triggered circuit is composed of individual diodes formed by using P+ diffusion in the separated n-well structure. The total voltage drop across the diode string can be expressed as [28]

$$V_{\text{string}}(I) = mV_D(I) - nV_T \left[\frac{m(m-1)}{2}\right] \times \ln(\beta+1)$$
(1)

where

 $V_{\text{string}}(I)$  = total voltage drop across the m diodes,

m = the number of diodes in the diode string,

n = ideality factor, and

 $\beta$  = the beta gain of the parasitic vertical pnp bipolar transistor in the diode structure.

During the ESD stress condition, the pMOS (P1) device is used in conjunction with the diode string to provide the substrate current to trigger the parasitic lateral bipolar transistor in the stacked-nMOS device. Once the lateral bipolar transistor in the stacked-nMOS device has been turned on, the ESD current is discharged from the I/O pad to  $V_{\rm SS}$ .

## D. Operating Principles

Fig. 5 shows the cross-sectional view of the substrate-triggered stacked-nMOS device with the substrate-triggered circuit for protecting mixed-voltage I/O circuits. In the normal circuit operating condition, the substrate-triggered circuit should remain in a nonconductive state, so that it does not interfere with the voltage levels on the I/O pad. For the 2.5/3.3 V mixed-voltage IC application, 3.3 V tolerance was desired for normal circuit operation with a 2.5-V  $V_{\rm DD}$  supply in the chip. The turn-on voltage of the substrate-triggered circuit roughly equals to  $V_{\rm pad} \ge V_{\rm string}(I) + |V_{\rm tp}| + V_{\rm DD}$ , where the  $V_{\rm tp}$  is the threshold voltage of the pMOS (P1). The turn-on voltage can be adjusted by varying the numbers of the diodes in the diode string. To satisfy the requirement in the 2.5/3.3 V mixed-voltage application, the number of the diodes in the diode string should be adjusted to let the turn-on voltage greater than 3.3 V. When the I/O pad is applied with a high input voltage of 3.3 V, pMOS (P1) is still kept off, and the local substrate of the stacked-nMOS is biased at  $V_{SS}$  by the turned-on nMOS (N1). With the diode string to block the 3.3 V input voltage on the I/O pad, the pMOS (P1) with thin gate oxide has no gate-oxide reliability issue during the normal circuit operating condition.

The choice of a particular diode string is also determined by the specified pin leakage current at a fgiven temperature. If a lower input leakage is desired, the numbers of the diodes in the diode string should be increased. Since the diode string is not the main ESD current discharge path, its perimeter can be adjusted with less impact on ESD performance. The leakage current problem of the diode string comes from the parasitic vertical pnp bipolar transistor of each diode formed by the P+ diffusion in an n-well. The pMOS (P1) in conjunction with a diode string is used to reduce the leakage current at the I/O pad in the normal operating condition. Moreover, the nMOS (N1) with its gate biased at  $V_{\rm DD}$  is always turned on to bypass any leakage current, which may trigger on the lateral npn bipolar transistor in the normal circuit operating condition.

Under the positive-to- $V_{\rm SS}$  ESD stress condition, the gate of the pMOS (P1) has an initial voltage level of  $\sim 0$  V, while the  $V_{\rm SS}$  pin is grounded but the  $V_{\rm DD}$  pin is floating. The substrate-triggered circuit will provide the trigger current flowing through the diode string and the pMOS (P1) into the p-substrate, when  $V_{\text{pad}} \geq V_{\text{string}}(I) + |V_{\text{tp}}|$ . For a given  $R_{\text{sub}}$ , the substrate-triggered circuit must supply an enough trigger current  $(I_{\rm trig})$  to raise up the local substrate potential, so that  $V_{\rm BE}(=$  $I_{\rm sub} \times R_{\rm sub}$  > 0.6 V for triggering on the parasitic lateral n-p-n bipolar transistor in the stacked-nMOS device. Once the lateral bipolar transistor is turned on, the ESD current is discharged from the I/O pad through the lateral bipolar transistor to the grounded  $V_{\rm SS}$ . The  $I_{\rm trig}$  provided by the substrate-triggered circuit is determined by the diode string and the size of pMOS (P1). With an appropriate trigger current  $(I_{trig})$ , the substrate potential is raised up to trigger on the lateral bipolar transistor and to reduce the trigger voltage of the ESD protection circuit. Therefore, ESD robustness of the mixed-voltage I/O circuits with the stacked-nMOS device can be effectively improved by this new proposed substrate-triggered design.

A modified connection on the ESD protection design with the substrate-triggered stacked-nMOS device to protect the mixedvoltage I/O circuits is shown in Fig. 6. The substrate-triggered circuit is connected from the self-biased n-well of the pull-up pMOS, where the parasitic drain-well diode  $D_p$  between the I/O pad and the n-well essentially exists in the pMOS device structure. Under the positive-to- $V_{\rm SS}$  ESD stress condition, the trigger current flows through the parasitic diode  $D_p$  and the substrate-triggered circuit to raise the local substrate potential for triggering on the lateral bipolar transistor in the stacked-nMOS device. The main purpose of this modified connection on the ESD protection circuit is to provide the mixed-voltage I/O buffer with a higher ESD robustness but no extra additional capacitance (generating from the ESD detection circuit) to the I/O pad. This modified design is more suitable for high-speed I/O applications, which often require a lower input loading capacitance to the I/O pad.



Fig. 6. Modified design of the substrate-triggered stacked-nMOS device with substrate-triggered circuit for the mixed-voltage I/O circuits without generating extra additional capacitance to the I/O pad.



Fig. 7. (a) Measured *I–V* characteristics of the substrate-triggered stacked-nMOS device with different substrate-triggered currents ( $I_{\rm trig}$ ). (b) The relation between the trigger voltage of the stacked-nMOS device and the substrate-triggered current ( $I_{\rm trig}$ ).

#### **III. EXPERIMENTAL RESULTS**

# A. Characteristics of the Substrate-Triggered Stacked-nMOS Device

The measured current–voltage (I-V) characteristics of the substrate-triggered stacked-nMOS device with different substrate-triggered currents (measured by a Tek370 A curve tracer) are shown in Fig. 7(a). The relation between the trigger voltage



Fig. 8. TLP-measured *I–V* curves of the stacked-nMOS device with different substrate-triggered currents.



Fig. 9. Dependence of  $I_{t2}$  level on the substrate-triggered current ( $I_{trig}$ ) under the different channel widths of substrate-triggered stacked-nMOS device.

and the substrate-triggered current  $(I_{trig})$  is summarized in Fig. 7(b). As shown in Fig. 7, the trigger voltage of the parasitic lateral bipolar transistor in the stacked-nMOS device is decreased while the substrate-triggered current is increased. The trigger voltage of the stacked-nMOS device without the substrate-triggered current is 8.5 V (by junction breakdown). However, the trigger voltage can be reduced to only 5.3 V when the substrate-triggered current is 8 mA.

To investigate the turn-on behavior of the stacked-nMOS device during high ESD current stress, transmission line pulse (TLP) generator with a pulse width of 100 ns is used to measure the second breakdown current  $(I_{t2})$  of the device. The TLP-measured I-V curves of the stacked-nMOS device with different substrate-triggered currents are shown in Fig. 8. The TLP-measured results are consistent with the measured I-Vcharacteristics shown in Fig. 7. The trigger voltage of the stacked-nMOS device is decreased when the substrate-triggered current is increased. The dependence of  $I_{t2}$  level on the substrate-triggered current  $(I_{\mathrm{trig}})$  under the different channel widths of substrate-triggered stacked-nMOS device is shown in Fig. 9. The  $I_{t2}$  level of the substrate-triggered stacked-nMOS device can be improved while the substrate-triggered current is increased. For example, the  $I_{t2}$  level is increased from 2.5 to 3.4 A for the stacked-nMOS device with a channel width of 240  $\mu$ m, when the substrate-triggered current is increased from 0 to 2 mA. The  $I_{t2}$  level of the substrate-triggered stacked-nMOS device is saturated when the substrate-triggered current is high enough to fully trigger on the parasitic bipolar transistor in the stacked-nMOS device.



Fig. 10. Comparison of the leakage currents of the mixed-voltage I/O buffers with or without the proposed substrate-triggered circuit. The mixed-voltage I/O buffer in this measurement has a channel width of 240  $\mu$ m in the stacked nMOS and a channel width of 480  $\mu$ m in the pull-up pMOS.



Fig. 11. Leakage currents of the mixed-voltage I/O buffers with or without the substrate-triggered circuit under different temperatures.

Based on the experimental results, the ESD protection circuit can be designed with the special substrate-triggered circuit to generate the substrate current to reduce the trigger voltage and to further increase ESD robustness of the stacked-nMOS device in the mixed-voltage I/O buffers.

#### B. Leakage Current

The leakage current under normal circuit operating condition is a concern for an ESD protection device connected to an I/O pin. The leakage currents of the fabricated mixed-voltage I/O buffers with or without the proposed substrate-triggered circuit are measured and compared in Fig. 10. The leakage current is measured (using a HP4155) by applying a voltage ramp from 0 to 3.3 V to the I/O pad under the bias condition of 2.5-V  $V_{\rm DD}$ and 0-V  $V_{\rm SS}$  at a room temperature of 25 °C. In Fig. 10, the maximum leakage current of the mixed-voltage I/O buffer with (without) the substrate-triggered circuit under 3.3-V bias at the I/O pad is only 1.1 nA (0.2 nA), which is acceptable for general I/O applications. The mixed-voltage I/O buffer in this measurement has a channel width of 240  $\mu$ m in the stacked nMOS and a channel width of 480  $\mu$ m in the pull-up pMOS. The leakage currents of the mixed-voltage I/O buffer with or without the substrate-triggered circuit, under the 3.3-V voltage bias at the I/O pad at different temperatures are shown in Fig. 11. The leakage current of the mixed-voltage I/O buffer is increased while the temperature is increased. In Fig. 11, the leakage current of the mixed-voltage I/O buffer with the substrate-triggered circuit at the temperature of 25 °C (125 °C) is 1.1 nA (0.2  $\mu$ A). The diode



Fig. 12. Positive-to- $V_{\rm SS}$  (PS-mode) HBM ESD levels of the mixed-voltage I/O buffers with or without the substrate-triggered circuit, realized in a 0.25- $\mu$ m CMOS process with silicide-blocking process.

TABLE I THE HBM ESD ROBUSTNESS OF THE MIXED-VOLTAGE I/O BUFFERS WITH OR WITHOUT THE PROPOSED SUBSTRATE-TRIGGERED CIRCUIT UNDER A FIXED DEVICE DIMENSION

HBM ESD I/O Stress Circuits	PS-Mode VSS(+)	NS-Mode VSS(-)	PD-Mode VDD (+)	ND-Mode VDD (-)
Original Mixed- Voltage I/O Buffer	2.1kV	6.4kV	3.1kV	3.9kV
Mixed-Voltage I/O Buffer + Substrate- Triggered Circuit	3kV	6.4kV	3.3kV	4kV
Pull-up PMOS W/L = 240/0.5 (μm)		Stacked-NMOS W/L = 120/0.5 (μm)		

with Silicide-Blocking

string of the substrate-triggered circuit in this investigation includes six diodes. More diodes can be added into the diode string to further reduce the leakage current of the mixed-voltage I/O buffer with the substrate-triggered circuit.

#### C. ESD Level

The PS-mode human-body-model (HBM) ESD levels of the mixed-voltage I/O buffers with or without the substrate-triggered circuit are measured and compared in Fig. 12. The failure criterion is defined as the leakage current of the circuits after ESD zapping is greater than 1  $\mu$ A under the normal operating voltage of 3.3 V. The original mixed-voltage I/O buffers with different stacked-nMOS channel widths are also tested as a reference. As shown in Fig. 12, the HBM ESD level of the mixedvoltage I/O buffers with the substrate-triggered circuit is almost linearly increased while the stacked-nMOS channel width is increased. It implies that the parasitic lateral bipolar transistor in the stacked nMOS can be uniformly turned on to discharge ESD current by the substrate-triggered circuit. The HBM ESD level of the mixed-voltage I/O buffer (with stacked-nMOS channel width of 240  $\mu$ m) can be obviously improved from the original 3.4 kV up to 5.6 kV (an increase of  $\sim 65\%$ ) by using the substrate-triggered technique.

The HBM ESD robustness of the mixed-voltage I/O buffer, with or without the substrate-triggered circuit, under the four pin-combination modes of ESD stress on the I/O pad, is listed in Table I. The stacked nMOS of the mixed-voltage I/O buffer in this ESD test has a W/L of 120/0.5  $\mu$ m, and the pull-up pMOS of the mixed-voltage I/O buffer has a W/L of 240  $\mu$ m/0.5  $\mu$ m.

As shown in Table I, the PS-mode ESD level of the mixedvoltage I/O buffer is worst among four ESD-zapping modes. The PS-mode ESD level for the mixed-voltage I/O buffer with substrate-triggered circuit can be obviously improved from the original 2.1 up to 3 kV. The experimental result has verified the effectiveness of the substrate-triggered design to improve ESD level of mixed-voltage I/O circuits.

#### IV. CONCLUSION

To improve ESD robustness of the stacked-nMOS device in the mixed-voltage I/O circuit, the stacked-nMOS device with new proposed substrate-triggered circuit, has been designed and successfully verified in a 0.25-µm salicided CMOS process. The I-V characteristics of stacked-nMOS device with substrate-triggered technique have been measured to verify its effectiveness. By using this substrate-triggered design, the trigger voltage of the stacked-nMOS device can be reduced from the original 8.5 V to become 5.3 V to ensure effective protection for the mixed-voltage I/O circuits. The HBM ESD level of the mixed-voltage I/O buffer with a stacked-nMOS of 240- $\mu$ m channel width can be improved from the original 3.4 up to 5.6 kV by the substrate-triggered circuit. Without using the thick gate oxide, this new proposed ESD protection design is very useful in the sub-quarter-micrometer CMOS processes for effectively protecting the mixed-voltage interface circuits on the input and output pins.

#### REFERENCES

- [1] T. Furukawa, D. Turner, S. Mittl, M. Maloney, R. Serafin, W. Clark, J. Bialas, L. Longenbach, and J. Howard, "Accelerated gate-oxide breakdown in mixed-voltage I/O circuits," in *Proc. IEEE Int. Reliability Physics Symp.*, 1997, pp. 169–173.
- [2] E. Takeda and N. Suzuki, "An empirical model for device degradation due to hot-carrier injection," *IEEE Electron Device Lett.*, vol. EDL-4, pp. 111–113, Feb. 1983.
- [3] S. H. Voldman, "ESD protection in a mixed voltage interface and multirail disconnected power grid environment in 0.5- and 0.25-μm channel length CMOS technologies," in *Proc. EOS/ESD Symp.*, 1994, pp. 125–134.
- [4] S. Dabral and T. Maloney, *Basic ESD and I/O Design*. New York: Wiley, 1998.
- [5] M. Hargrove, S. Crowder, E. Nowak, R. Logan, L. Han, H. Ng, A. Ray, D. Sinitsky, P. Smeys, F. Guarin, J. Oberschmidt, E. Crabbe, D. Yee, and L. Su, "High-performance sub-0.08-μm CMOS with dual gate oxide and 9.7-ps inverter delay," in *IEDM Tech. Dig.*, 1998, pp. 22.4.1–22.4.4.
- [6] S. Poon, C. Atwell, C. Hart, D. Kolar, C. Lage, and B. Yeargain, "A versatile 0.25-μm CMOS technology," in *IEDM Tech. Dig.*, 1998, pp. 28.2.1–28.2.4.
- [7] M. Takahash, T. Sakurai, K. Sawada, K. Nogami, M. Ichida, and K. Matsud, "3.3 V-5 V compatible I/O circuit without thick gate oxide," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 1992, pp. 23.3.1–23.3.4.
- [8] M. J. M. Pelgrom and E. C. Dijkmans, "A 3/5 V compatible I/O buffer," IEEE J. Solid-State Circuits, vol. 30, pp. 823–825, 1995.
- [9] J. Conner, D. Evans, G. Braceras, J. Sousa, W. Abadeer, S. Hall, and M. Robillard, "Dynamic dielectric protection for I/O circuits fabricated in a 2.5-V CMOS technology interfacing to a 3.3-V LVTTL bus," in *Symp. VLSI Tech. Dig.*, 1997, pp. 119–120.
- [10] G. Singh and R. Salem, "High-voltage-tolerant I/O buffers with low-voltage CMOS process," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1512–1525, 1999.
- [11] H. Sanchez, J. Siegel, C. Nicoletta, J. Nissen, and J. Alvarez, "A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2-μm 3.5-nm Tox 1.8-V CMOS technology," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1501–1511, 1999.
- [12] A.-J. Annema, G. Geelen, and P. De Jong, "5.5-V I/O in a 2.5-V 0.25-μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 36, pp. 528–538, 2001.

- [13] T. Maloney and W. Kan, "Stacked pMOS clamps for high voltage power supply protection," in *Proc. EOS/ESD Symp.*, 1999, pp. 70–77.
- [14] ESD Association Standard Test Method ESD STM5.1–1998, for Electrostatic Discharge Sensitivity Testing—Human Body Model (HBM)—Component Level, 1998.
- [15] ESD Association Standard Test Method ESD STM5.2–1999, for Electrostatic Discharge Sensitivity Testing—Machine Model—Component Level, 1999.
- [16] R. Merrill and E. Issaq, "ESD design methodology," in *Proc. EOS/ESD Symp.*, 1993, pp. 233–237.
- [17] M.-D. Ker, T.-Y. Chen, C.-Y. Wu, and H.-H. Chang, "ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications," *IEEE J. Solid-State Circuits*, vol. 35, pp. 1194–1199, 2000.
- [18] M.-D. Ker, "Whole-chip ESD protection design with efficient  $V_{\rm DD}$ -to- $V_{\rm SS}$  ESD clamp circuits for submicron CMOS VLSI," *IEEE Trans. Electron Devices*, vol. 46, pp. 173–183, Jan. 1999.
- [19] W. Anderson and D. Krakauer, "ESD protection for mixed-voltage I/O using nMOS transistors stacked in a cascode configuration," in *Proc. EOS/ESD Symp.*, 1998, pp. 54–71.
- [20] J. Miller, M. Khazhinsky, and J. Weldon, "Engineering the cascoded nMOS output buffer for maximum V<sub>t</sub>1," in Proc. EOS/ESD Symp., 2000, pp. 308–317.
- [21] A. Amerasekera, C. Duvvury, V. Reddy, and M. Rodder, "Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes," in *IEDM Tech. Dig.*, 1995, pp. 547–550.
- [22] M.-D. Ker, T.-Y. Chen, C.-Y. Wu, H. Tang, K.-C. Su, and S.-W. Sun, "Novel input ESD protection circuit with substrate-triggering technique in a 0.25-μm shallow-trench-isolation CMOS technology," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 2, 1998, pp. 212–215.
- [23] C. Duvvury, S. Ramaswamy, A. Amerasekera, R. Cline, B. H. Andresen, and V. Gupta, "Substrate pump nMOS for ESD protection applications," in *Proc. EOS/ESD Symp.*, 2000, pp. 7–17.
  [24] M.-D. Ker, T.-Y. Chen, and C.-Y. Wu, "ESD protection design in
- [24] M.-D. Ker, T.-Y. Chen, and C.-Y. Wu, "ESD protection design in a 0.18-μm salicide CMOS technology by using substrate-triggered technique," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 4, 2001, pp. 754–757.
- [25] M.-D. Ker, C.-H. Chuang, K.-C. Hsu, and W.-Y. Lo, "ESD protection design for mixed-voltage I/O circuit with substrate-triggered technique in sub-quarter-micron CMOS process," in *Proc. IEEE Int. Symp. Quality Electronic Design (ISQED)*, 2002, pp. 331–336.
- [26] T. Li, C.-H. Tsai, E. Rosenbaum, and S.-M. Kang, "Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress," in *Proc. EOS/ESD Symp.*, 1998, pp. 281–289.
- [27] X. Y. Zhang, K. Banerjee, A. Amerasekera, V. Gupta, Z. Yu, and R. W. Dutton, "Process and layout dependent substrate resistance modeling for deep sub-micron ESD protection devices," in *Proc. IEEE Int. Reliability Physics Symp.*, 2000, pp. 295–303.
- [28] T. Maloney and S. Dabral, "Novel clamp circuits for IC power supply protection," in *Proc. EOS/ESD Symp.*, 1995, pp. 1–12.



**Ming-Dou Ker** (S'92–M'94–SM'97) received the B.S. degree from the Department of Electronics Engineering, and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1986, 1988, and 1993, respectively.

In 1994, he joined the VLSI Design Department of Computer and Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, as a Circuit Design Engineer. In 1998, he was a Department Manager in the

VLSI Design Division of CCL/ITRI. In 2000, he was an Associate Professor in the Department of Electronics Engineering, National Chiao-Tung University. In the field of reliability and quality design for CMOS integrated circuits, he has published over 190 technical papers in international journals and conferences. He holds 177 patents on the reliability and quality design for integrated circuits, of which 79 are U.S.-held patents. His inventions regarding ESD protection design and latchup prevention methods have been widely used in modern IC products. He has been invited to teach or aid in ESD protection design and latchup prevention by more than 200 IC design houses and semiconductor companies in the Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C. or in the Silicon Valley, San Jose, CA. His research interests include reliability and quality design for nanoelectronics and gigascale systems, high-speed or mixed-voltage I/O interface circuits, sensor circuits, and semiconductors.

Dr. Ker has also received many research awards from ITRI, the Dragon Thesis Award (by Acer Foundation), National Science Council, and National Chiao-Tung University. He has been a Member of the Technical Program Committee and as Session Chair of some International Conferences. He was elected as the first President of the Taiwan ESD Association in 2001. In 2003, he was selected as one of the Ten Outstanding Young Persons in Taiwan by Junior Chamber International (JCI).



Kun-Hsien Lin (S'03) received the B.S. degree from the Department of Electronics Engineering and the M.S. degree from the Institute of Electronics, both from the National Chiao-Tung University (NCTU), Hsinchu, Taiwan, R.O.C., in 1996 and 1998, respectively. He is currently working toward the Ph.D. degree at the Institute of Electronics, NCTU.

From 2000 to 2001, he was a Product Engineer in the Taiwan Semiconductor Manufacturing Company. His current research interests include ESD physics, semiconductor devices, and on-chip ESD protection



Chien-Hui Chuang received the B.S. and M.S. degrees in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1995 and 2001, respectively.

From 1995 to 1997, he was in military service at the Army of the Republic of China. From 1997 to 1999, he had been a nonvolatile memory design engineer in the HOLTEK semiconductor Corporation, Hsinchu. Currently, he is a design engineer of Intellectual Property Development in the FARADAY Technology Corporation, Science-Based Industrial

Park, Hsinchu, Taiwan. His research interests include ESD protection circuit and I/O interface circuit design.

1635



design in CMOS ICs.