

Microelectronics Journal 35 (2004) 749-759

Microelectronics Journal

www.elsevier.com/locate/mejo

A new small-signal MOSFET model and parameter extraction method for RF IC's application

Kow-Ming Chang*, Han-Pang Wang

Department of Electronics Engineering, Institute of Electronics, National Chiao Tung University, 1001 Ta-Hsueh Road, Hsinchu 300, Taiwan, ROC

Received 31 March 2004; revised 21 May 2004; accepted 1 June 2004

Available online 28 July 2004

Abstract

In this paper, an accurate and simple small signal model of RF MOSFETs accounting for the distributed gate effect, the substrate parasitics and charge conservation is proposed. Meanwhile, a direct and accurate extraction method using linear regression approach for the components of the equivalent circuit of the MOSFET with S-parameters analysis is also proposed. The proposed model and extraction method are verified with the experimental data and an excellent agreement is obtained up to 10 GHz. The extraction results from the measured data for various bias conditions are presented. Also, the extracted parameters, such as transconductance g_m , match well with those obtained from DC measurements. Besides, it is shown that a significant error in circuit performances would be found if the charge conservation is not properly considered.

© 2004 Elsevier Ltd. All rights reserved.

Keywords: Gate resistance; RF MOSFET modeling; Substrate resistance; Nonreciprocal capacitance

1. Introduction

The majority of the radio-frequency integrated circuits (RFICs) are typically implemented by GaAs or silicon bipolar technologies [1,2]. Due to their high unity-gain cutoff frequency (f_t), GaAs devices and BJTs have been generally used in high frequency applications. However, continuously scaling down of the minimum channel length and the consequent increase of f_t have made CMOS technology become an attractive one in applications for analog and RFICs [3]. With another advantage (i.e. high integration level and low cost budget, etc.) over GaAs and silicon bipolar technologies, CMOS technology is a good candidate to meet the demand of wireless telecommunication system in the future.

As circuitry operates at higher frequency (GHz frequency range) and lower voltages, a major requirement for RF circuit design is the availability of RF MOS transistor model to describe the circuit behavior accurately. Besides, the establishment of an accurate parameters extraction method relevant to the RF model is essential.

In order to meet the requirement for an accurate RF model, several fundamental analyses on MOSFETs high frequency characteristics have been developed, as described in Refs. [4-6]. As MOSFETs operation frequency approaches VHF and beyond, the parasitic components geometry-related (e.g. inductance, capacitance and resistance) play important roles in their high frequency performance. Therefore, the nature of gate region-RLC distributed network and substrate parasitics should be considered in the development of RF MOS model. Some conventional models [7-9] replaced the gate region with a single resistance, and this would cause inaccuracy in predicting the gate related noise at high frequency [10]. Besides, in several models [10-12], the substrate parasitics were not taken into account, and this would hurt their accuracy in the prediction of output characteristics (i.e. output impedance [13]). In addition, several conventional models [13-15] excluded the nonreciprocal capacitance considering the charge conservation [16], and this would result in a significant error in predicting the imaginary parts of Y_{12} and Y_{21} .

Except for the development of an accurate RF model, a related parameters extraction methodology is indispensable. Several methods of extracting small-signal equivalent

^{*} Corresponding author. Tel.: +886-3-5731887; fax: +886-3-5731887. *E-mail address:* kmchang@cc.nctu.edu.tw (K.-M. Chang).

circuit parameters from the *S*-parameter measurement data have been reported [14,17,18]. However, most of them require complex curve fitting and optimization steps.

In this paper, we propose a high frequency analytical MOSFETs model well describing the distributed effects of the gate region and including substrate parasitics and nonreciprocal capacitance. Besides, a direct and accurate parameter extraction method for the proposed model including gate-related parameters, substrate-related parameters and nonreciprocal capacitor is also proposed. This study focuses on the development of a physics-based small signal MOSFETs model and an accurate parameter extraction approach by *Y*-parameter analysis from measured *S*-parameters.

This paper is organized in the following manners. In Section 2, a new and accurate high frequency MOS transistor model is briefly described. This section begins with the assumptions and definitions, which are useful for the model development, and follows by describing the closed-form modeling equations. In Section 3, an accurate and direct method for the extractions of the parameters of small signal equivalent circuit is presented and explained in detail. In Section 4, the proposed model and related extraction method are verified by the experimental data. Finally, the conclusions are summarized in Section 5.

2. Small signal RF MOSFET model

In this section, a new and analytical small signal RF MOSFET model including distributed gate network, substrate parasitics and nonreciprocal capacitance is proposed. At first, the relative approaches and assumptions are briefly described and defined, respectively. Then, the derivation details of model equations will be described.

2.1. Approaches and assumptions

To accurately describe the fact that the signal travels across the gate in the form of incident and reflected EM waves [10], we use the concept of transmission line theorem to model the distributed nature of the gate region and the delay it causes in charging the gate capacitance. In addition, for the sake of simplicity and calculation efficiency, we add a lumped resistance to the bulk terminal to account for the substrate coupling effect. We also use the nonreciprocal capacitance to take into account the different effects of the gate and drain on each other in terms of charging currents [16]. In order to describe the distributed nature of the gate region, a MOS transistor is viewed as an array of discrete transistors connected in parallel via gate resistances along the gate region, as illustrated in Fig. 1. The related small signal equivalent circuit is shown in Fig. 2 which is based on the three-terminal configuration. In a three-terminal



Fig. 1. Pictorial view of the distributed elements within a MOS transistor along the gate width.



Fig. 2. Small signal equivalent circuit of an MOSFET for RF modeling.

configuration, the substrate is tied to the source, as in most high frequency applications [9,19]. This model is suitable for the case of zero source–substrate bias in circuit. Before developing expressions for the *Y*-parameters of the MOS transistors, the following assumptions have to be made:

Assumption 1. It is assumed that the DC bias condition remains the same along the gate width. This means that only AC small signals applied at the gate region needed to be considered. With this assumption, the discrete MOS transistors illustrated in Fig. 1 have the same small signal parameters (e.g. transconductance g_m ; drain-bulk transconductance g_{mb} , etc.). To make the model equations clearly, we use the prime-notation to stand for the parameters per width (i.e. X' is used to represent the variable X per unit width)

$$R'_{\rm g} = \frac{R_{\rm g}}{W} \tag{1}$$

$$C'_{\rm gd} = \frac{C_{\rm gd}}{W} \tag{2}$$

$$C'_{\rm gs} = \frac{C_{\rm gs}}{W} \tag{3}$$

$$g'_{\rm m} = \frac{g_{\rm m}}{W} \tag{4}$$

where W is the channel width, R_g is the gate resistance, C_{gd} and C_{gs} are the gate-to-drain capacitance and gate-to-source capacitance, respectively, and g_{mb} is the transconductance of substrate.

Assumption 2. This assumption states that the electric field along the width of the device is significantly less than the fields existing along the channel length. Note that this condition is valid in most devices used for RF applications where the gate width W is normally larger with respect to the gate length L.

Assumption 3. In order to develop an analytical model easily, the average voltage at the gate region is expressed as

$$\bar{v} = \frac{1}{W} \int_0^W v(x) \mathrm{d}x \tag{5}$$

where \bar{v} is the average voltage at the gate region, and v(x) is the voltage at the location *x* along the gate region. Thus, the total current flowing in the channel can be expressed as:

$$\overline{g_{\rm m}\nu} = \int_0^W g'_{\rm m}\nu(x)\mathrm{d}x \tag{6}$$

2.2. Analysis for new RF MOSFET model

In the primary step, we will decouple the feedback loops and find the loadings caused by the feedback networks at the input and output terminals. Then, the derivation of *Y*-parameters of MOSFETs will be expressed in the secondary step.

Step 1. The circuit configuration shown in Fig. 2 is too complicated to be analyzed directly. Nevertheless, if the circuit is viewed as a dual-feedback circuit in which ΔC_{gd} is the local shunt-shunt feedback element forms the first feedback loop (i.e. loop A), where $\Delta C_{gd} = C'_{gd}\Delta x$ represents the gate-drain capacitance of the section Δx at the gate region, and C_{db} , C_{sb} , R_{sub} and $C'_{gb}\Delta x$ are the local shuntshunt feedback elements form the second feedback loop (i.e. loop B), where $\Delta C_{gb} = C'_{gb}\Delta x$ represents the gate-substrate capacitance of the section Δx at the gate region, then the circuit becomes much easier to solve. The feedback loops A and B are illustrated in Fig. 3, where V_1 and V_2 represent the output voltage relative to ground (e.g. V_{ds}) and the voltage Feedback Loop A



Feedback Loop B



Fig. 3. Equivalent circuits of shunt-shunt feedback loops are presented. By feedback theorem [20], feedback loops A and B can be transformed into equivalent loadings on the input and output nodes.

along the gate width shown in Fig. 2, respectively. By local shunt-shunt feedback theory [20], the loading effects at the input and output terminals caused by the feedback networks shown in Fig. 3 can be expressed in the *Y*-parameter representation as follows

$$Y_{11,\text{loopA}} = sC_{\text{gd}} \tag{7}$$

$$Y_{12,\text{loopA}} = Y_{21,\text{loopA}} = -sC'_{\text{gd}}\Delta x \tag{8}$$

$$Y_{22,\text{loopA}} = sC'_{\text{gd}}\Delta x \tag{9}$$

$$Y_{11,\text{loopB}} = \frac{sC_{\text{db}}(1 + sR_{\text{sub}}(C_{\text{sb}} + C_{\text{gb}}))}{1 + sR_{\text{sub}}C_{\text{b}}}$$
(10)

$$Y_{12,\text{loopB}} = Y_{21,\text{loopB}} = -\frac{s^2 R_{\text{sub}} C_{\text{db}} C'_{\text{gb}} \Delta x}{1 + s R_{\text{sub}} C_{\text{b}}}$$
(11)

$$Y_{22,\text{loopB}} = \frac{sC'_{\text{gb}}\Delta x (1 + sR_{\text{sub}}(C_{\text{sb}} + C_{\text{db}} + C_{\text{gb}} - C'_{\text{gb}}\Delta x))}{1 + sR_{\text{sub}}C_{\text{b}}}$$
(12)

where C_{db} , C_{sb} and C_{gb} are the drain-to-substrate capacitance, source-to-substrate capacitance and gate-to-substrate capacitance, respectively, C'_{gd} and C'_{gb} are the gate-to-drain capacitance per unit width and gate-to-substrate capacitance per unit width, R_{sub} is the substrate resistance, and C_b is the sum of C_{gb} , C_{db} and C_{sb} .

Then, with the local shunt-shunt feedback theory mentioned above, the circuit in Fig. 2 can be transformed into the one in Fig. 4. In Fig. 4, some components (i.e. $Y'_{12,100PA}, Y'_{21,100PA}, Y'_{22,100PA}, Y'_{12,100PB}, Y'_{21,100PB}$ and $Y'_{22,100PB}$) in the Blocks A and B are referred to as the per-unit width

components and expressed as

$$Y'_{12,\text{loopA}} = Y'_{21,\text{loopA}} = -sC'_{\text{gd}}$$
(13)

$$Y'_{22,\text{loopA}} = sC'_{\text{gd}} \tag{14}$$

$$Y'_{12,\text{loopB}} = Y'_{21,\text{loopB}} = -\frac{s^2 R_{\text{sub}} C_{\text{db}} C'_{\text{gb}}}{1 + s R_{\text{sub}} C_{\text{b}}}$$
(15)

$$Y'_{22,\text{loopB}} = \frac{sC'_{gb}(1 + sR_{sub}(C_{sb} + C_{db} + C_{gb} - C'_{gb}\Delta x))}{1 + sR_{sub}C_{b}} \approx \frac{sC'_{gb}(1 + sR_{sub}(C_{sb} + C_{db} + C_{gb}))}{1 + sR_{sub}C_{b}} = sC'_{gb} \quad (16)$$

where Δx is an infinitesimal section of the gate width.

Step 2. In the derivation procedure of *Y*-parameters, the complete small-signal equivalent circuit of Fig. 4 is analyzed as a two-port circuit with input at the gate and output at the drain and both the source and substrate terminals are grounded. Then, due to the distributed RC network along the gate region, the equivalent circuit can be analyzed by transmission line theory. Along the gate width, we have the transmission line equations in frequency domain as follows

$$-\frac{\partial v(x)}{\partial x} = R'_{g}i(x) \tag{17}$$

752



Fig. 4. Small signal equivalent circuit of an MOSFET after feedback loops transformation.

$$-\frac{\partial i(x)}{\partial x} = (sC'_{gs} + Y'_{22,loopA} + Y'_{22,loopB})v(x) + (Y'_{21,loopA} + Y'_{21,loopB})v_{out} = (sC'_{gs} + sC'_{gd} + sC'_{gb})v(x) + \left(-sC'_{gd} - \frac{s^2 R_{sub} C_{db} C'_{gb}}{1 + s R_{sub} C_{b}}\right)v_{out}$$
(18)

which are subject to the boundary conditions i(W) = 0 and $v(0) = v_{gs}$. Solving these equations for v(x) and i(x) yields

$$v(x) = \left(v_{gs} - \frac{B}{A}\right) \frac{\cosh(\sqrt{A}(W - x))}{\cosh(\sqrt{A}W)} + \frac{B}{A}$$
(19)

$$i(x) = \left(v_{\rm gs} - \frac{B}{A}\right) \frac{\sqrt{A}}{R'_{\rm g}} \frac{\sinh(\sqrt{A}(W - x))}{\cosh(\sqrt{A}W)}$$
(20)

where

$$A = R'_{g}(sC'_{gs} + Y'_{22,loopA} + Y'_{22,loopB})$$

= $R'_{g}(sC'_{gs} + sC'_{gd} + sC'_{gb}) = sR'_{g}C'_{g}$ (21)

$$B = -R'_{g}(Y'_{21,loopA} + Y'_{21,loopB})v_{out}$$

= $R'_{g}\left(sC'_{gd} + \frac{s^{2}R_{sub}C_{db}C'_{gb}}{1 + sR_{sub}C_{b}}\right)v_{out}$ (22)

where R'_{g} is the gate resistance per unit width and $C'_{g} = C'_{gs} + C'_{gd} + C'_{gb}$. With the assumption (3), the average voltage at the gate region and total current in the channel

can be expressed as:

$$\bar{v} = \left(v_{\rm gs} - \frac{B}{A}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} + \frac{B}{A}$$
(23)

$$\overline{g_{\rm m}v} = g_{\rm m}\overline{v} = g_{\rm m} \left[\left(v_{\rm gs} - \frac{B}{A} \right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} + \frac{B}{A} \right]$$
(24)

Then, according to the two-port circuit model, the *Y*-parameters of the equivalent small signal circuit can be solved as follows

$$Y_{11} = \left[\frac{i_g}{v_{gs}}\right]_{v_{out}=0}$$

= $W[sC'_{gs} + Y'_{22,loopA} + Y'_{22,loopB}] \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$
= $sC_g \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$ (25)

where i_g is expressed as the current at location x = 0 and C_g is the sum of C_{gb} , C_{gs} and C_{gd} . The above result clearly indicates that three coupling paths influence the input admittance Y_{11} . They are the ways from gate to source, gate to drain and gate to substrate through C_{gs} , C_{gd} and C_{gb} , respectively. Then, the parameter Y_{12} can be expressed as:

$$Y_{12} = \left[\frac{i_g}{v_{out}}\right]_{v_{gs}=0} = W\left(\underbrace{Y'_{21,loopA}}_{\text{TermM}} + \underbrace{Y'_{21,loopB}}_{\text{TermN}}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
$$= -\left(sC_{gd} + \frac{s^2R_{sub}C_{db}C_{gb}}{1 + sR_{sub}C_b}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
(26)

Eq. (26) provides useful insight on the coupling paths of drain voltage to gate current. Two terms (term M and term N) in Eq. (26) describe the paths. Term M: the voltage applied to the drain couples to the distributed gate region through $C_{\rm gd}$. Term N: the drain voltage couples to the distributed substrate region and makes current flow through $C_{\rm gb}$ into gate region. In addition, the parameter Y_{21} can be expressed as

$$Y_{21} = \left[\frac{i_{\rm d}}{v_{\rm gs}}\right]_{v_{\rm out}=0} = \left[\underbrace{(g_{\rm m} + WY'_{12,\rm loopA} - sC_{\rm m})}_{\rm TermO} + \underbrace{g_{\rm mb}}_{\rm TermP} \underbrace{sR_{\rm sub}C_{\rm gb}}_{\rm TermQ} + W\underbrace{Y'_{12,\rm loopB}}_{\rm TermQ}\right] \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \\ = \left(g_{\rm m} - sC_{\rm dg} + \frac{sg_{\rm mb}R_{\rm sub}C_{\rm gb} - s^2R_{\rm sub}C_{\rm db}C_{\rm gb}}{1 + sR_{\rm sub}C_{\rm b}}\right) \\ \times \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
(27)

where $C_{\rm m}$ is the transcapacitance (i.e. $C_{\rm m} = C_{\rm dg} - C_{\rm gd}$) and $C_{\rm dg}$ is the drain-to-gate capacitance. Similarly, the signal coupling paths are described by three terms expressed in Eq. (27). Term O: the voltage applied to the gate makes the current flowing in the channel, but due to the existence of $C_{\rm gd}$, the current flowing from the drain end must subtract the current flowing through $C_{\rm gd}$ from gate region. Term P: the gate voltage makes current flow through $C_{\rm gb}$ and voltage drop across $R_{\rm sub}$, $v_{\rm bs}$, which is multiplied by $g_{\rm mb}$ to make current flow through $C_{\rm gb}$ and voltage drop on $R_{\rm sub}$, $v_{\rm bs}$, which makes current flowing through $C_{\rm gb}$ and voltage drop on $R_{\rm sub}$, $v_{\rm bs}$, which makes current flowing through $C_{\rm db}$ into the drain end in the opposite direction of $i_{\rm d}$. Finally, the parameter Y_{22} can be expressed as

$$Y_{22} = \left[\frac{i_{\rm d}}{v_{\rm out}}\right]_{v_{\rm gs}=0} = \left(\underbrace{g_{\rm m} + W(Y'_{12,\rm loopA} + Y'_{12,\rm loopB}) - sC_{\rm m}}_{\rm TermR}\right) \\ \times \left(1 - \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}\right) \underbrace{\frac{(-1)R'_{\rm g}(Y'_{21,\rm loopA} + Y'_{21,\rm loopB})}{A} \\ + g_{\rm ds} + \underbrace{Y_{11,\rm loopA}}_{\rm TermS} + \underbrace{Y_{11,\rm loopB}}_{\rm TermT} + \underbrace{g_{\rm mb} \frac{sR_{\rm sub}C_{\rm db}}{1 + sR_{\rm sub}C_{\rm b}}}_{\rm TermU} \\ = \left(g_{\rm m} - sC_{\rm dg} - \frac{s^2R_{\rm sub}C_{\rm db}C_{\rm gb}}{1 + sR_{\rm sub}C_{\rm b}}\right) \left(1 - \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}\right) \\ \times \left(\frac{sC'_{\rm gd} + \frac{s^2R_{\rm sub}C_{\rm db}C'_{\rm gb}}{1 + sR_{\rm sub}C_{\rm b}}}{sC'_{\rm g}}\right) + g_{\rm ds} + sC_{\rm gd} \\ + \frac{sC_{\rm db}[1 + g_{\rm mb}R_{\rm sub} + sR_{\rm sub}(C_{\rm sb} + C_{\rm gb})]}{1 + sR_{\rm sub}C_{\rm b}}$$
(28)

where g_{ds} is the conductance of drain-to-source. In Eq. (28), four terms describe the signal coupling paths.

Term R: the voltage applied to the drain makes current flow into the distributed gate region through loops A and B, and voltage drop on the gate region, v_{gs} , which makes current flow out of the drain end through feedback loops A and B. Term S: the drain voltage makes current flow through loop A. Term T: the drain voltage makes current flow through C_{db} and voltage drop across R_{sub} , C_{sb} and C_{gb} , v_{bs} , which makes current flow out of the drain end. Term U: the voltage drop v_{bs} due to the coupling effect as described in Term T is multiplied by g_{mb} to make current flow into the channel. From the expressions of Y-parameters derived, how signal-coupling occurring through capacitive and resistive elements contained in Fig. 2 has been clearly explained.

3. Parameter-extraction method

In this section, a direct extraction method for RF equivalent circuit parameters of MOS transistors is presented. The method is based on the linear regression approach and the *Y*-parameters obtained from *S*-parameters analysis. All components in the equivalent circuit are extracted by the *Y*-parameters analysis and the relative analytical equations are derived from the real and imaginary parts of *Y*-parameter expressions mentioned in Section 2. The details of the equivalent circuit parameters extraction are described as follows.

Due to the fact that g_m and g_{ds} are DC parameters, they can be obtained from the *y*-intercept of Re[Y_{21}] versus w^2 and *y*-intercept of Re[Y_{22}] versus w^2 at low frequency, respectively, and shown as:

$$g_{\rm m} = {\rm Re}[Y_{21}]_{w^2 = 0} \tag{29}$$

$$g_{\rm ds} = {\rm Re}[Y_{22}]_{w^2 = 0} \tag{30}$$

Then, at low frequency, with the assumption that the first term in the parentheses of Eq. (26) dominates, Y_{12} can be approximated as follows:

$$Y_{12} = -\left(sC_{gd} + \frac{s^2 R_{sub} C_{db} C_{gb}}{1 + sR_{sub} C_b}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
$$\approx -sC_{gd} \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
(31)

Similarly, with the assumption that the first two terms in the parentheses of Eq. (27) dominate, Y_{21} can be approximated as follows:

$$Y_{21} = \left(g_{\rm m} - sC_{\rm dg} + \frac{sg_{\rm mb}R_{\rm sub}C_{\rm gb} - s^2R_{\rm sub}C_{\rm db}C_{\rm gb}}{1 + sR_{\rm sub}C_{\rm b}}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W}$$
$$\approx \left(g_{\rm m} - sC_{\rm dg}\right) \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \tag{32}$$

Then, due to the fact that the real part of term $tanh(\sqrt{A}W)/(\sqrt{A}W)$ is almost equal to 1 at low frequency,



Fig. 5. Real and imaginary parts of $\tanh\sqrt{A}W/(\sqrt{A}W)$ as a function of frequency.

as shown in Fig. 5, $C_{\rm gd}$ can be obtained as:

$$C_{\rm gd} = -\operatorname{Im}[Y_{12}] / \left(\operatorname{Re}\left[\frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \right] w \right) = \operatorname{Im}[Y_{12}] / w \qquad (33)$$

In addition, C_g can be obtained from Y_{11} at low frequency and shown as follows:

$$C_{g} = \operatorname{Im}[Y_{11}] / \left(\operatorname{Re}\left[\frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \right] w \right) = \operatorname{Im}[Y_{11}] / w$$
(34)

With the extracted parameters C_g , we can obtain R_g by optimization to fit Eq. (25) to the experimental data Y_{11} . Then, in order to extract the transcapacitance C_m , C_{dg} has to be extracted first. At low frequency, from Eq. (32), C_{dg} can be obtained as:

$$C_{\rm dg} = \operatorname{Im}[Y_{21}] / \left(\operatorname{Re}\left[\frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \right] w \right) = \operatorname{Im}[Y_{21}] / w \tag{35}$$

Besides, based on the assumption that the term $s^2 R_{sub} C_{db} C_{gb} / (1 + s R_{sub} C_b)$ is extremely small for frequency up to 10 GHz, Eq. (28) can be re-expressed as

$$Y_{22} \approx (g_{\rm m} - sC_{\rm dg}) \left(1 - \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \right) \left(\frac{C'_{\rm gd}}{C'_{\rm g}} \right) + g_{\rm ds} + sC_{\rm gd} + \frac{sC_{\rm db}[1 + g_{\rm mb}R_{\rm sub} + sR_{\rm sub}(C_{\rm sb} + C_{\rm gb})]}{1 + sR_{\rm sub}C_{\rm b}} = Y_{\rm A} + \frac{sC_{\rm db}[1 + g_{\rm mb}R_{\rm sub} + sR_{\rm sub}(C_{\rm sb} + C_{\rm gb})]}{1 + sR_{\rm sub}C_{\rm b}}$$
(36)

where

$$Y_{\rm A} = (g_{\rm m} - sC_{\rm dg}) \left(1 - \frac{\tanh(\sqrt{A}W)}{\sqrt{A}W} \right) \left(\frac{C'_{\rm gd}}{C'_{\rm g}} \right) + g_{\rm ds} + sC_{\rm gd}$$

Additionally, at low frequency, with the assumption $w^2 R_{sub}^2 C_b^2 \ll 1$, Eq. (36) can be approximated as [22]:

$$Y_{22} \approx Y_{A} + w^{2} R_{sub} [C_{b} (C_{db} + g_{mb} R_{sub} C_{db}) - C_{db} (C_{sb} + C_{gb})] + jw[(C_{db} + g_{mb} R_{sub} C_{db}) + w^{2} R_{sub}^{2} C_{b} C_{db} (C_{sb} + C_{gb})] \approx Y_{A} + w^{2} R_{sub} C_{db}^{2} + jw C_{db}$$
(37)

In the Eq. (37), in order to obtain initial values of C_{db} and R_{sub} , we assume that $g_{mb}R_{sub}\ll 1$. This assumption may slightly overestimate the values of C_{db} and R_{sub} , so they have to be corrected by optimization after substrate-related components (i.e. C_{gb} , C_b and g_{mb}) extracted. At first, we determine the initial values of C_{db} and R_{sub} from the imaginary and real parts of Y_{22} in Eq. (37) at low frequency, respectively, and shown as follows:

$$C_{\rm db} = ({\rm Im}[Y_{22}] - {\rm Im}[Y_{\rm A}])/w$$
 (38)

$$R_{\rm sub} = (\text{Re}[Y_{22}] - \text{Re}[Y_{\rm A}]) / (w^2 C_{\rm db}^2)$$
(39)

For the extraction of substrate-related components, $C_{\rm gb}$, $C_{\rm b}$ and $g_{\rm mb}$, $Y_{\rm sub}$ is first defined as follows

$$Y_{\rm sub} = Y_{22} - Y_{\rm A} \approx j_{\rm W} \frac{C_{\rm db}(1 + g_{\rm mb}R_{\rm sub})}{1 + w^2 R_{\rm sub}^2 C_{\rm b}^2} + w^2 \frac{R_{\rm sub}C_{\rm db}(g_{\rm mb}R_{\rm sub}C_{\rm b} + C_{\rm db})}{1 + w^2 R_{\rm sub}^2 C_{\rm b}^2}$$
(40)

where w^3 -terms are negligible compared with the *w*-terms for operation frequency up to 10 GHz. The parameter g_{mb} can be obtained from the intercept of the relationship for $w/\text{Im}[Y_{sub}]$ versus w^2 by Eq. (41) as follows:

$$\frac{w}{\text{Im}[Y_{\text{sub}}]} = \frac{1}{C_{\text{db}}(1+g_{\text{mb}}R_{\text{sub}})} + w^2 \frac{R_{\text{sub}}^2 C_b^2}{C_{\text{db}}(1+g_{\text{mb}}R_{\text{sub}})}$$
(41)

Then, C_b is obtained from the slope of the relationship for $w^2/\text{Re}[Y_{\text{sub}}]$ versus w^2 and shown as:

$$\frac{w^2}{\text{Re}[Y_{\text{sub}}]} = \frac{1}{R_{\text{sub}}C_{\text{db}}(R_{\text{sub}}g_{\text{mb}}C_{\text{b}} + C_{\text{db}})}$$
$$+ w^2 \frac{R_{\text{sub}}^2 C_{\text{b}}^2}{R_{\text{sub}}C_{\text{db}}(R_{\text{sub}}g_{\text{mb}}C_{\text{b}} + C_{\text{db}})}$$
(42)

The remaining parameter C_{gb} is determined by optimization to fit Eq. (36) to the experimental data Y_{22} . The validity of the assumptions mentioned above (i.e. $w^2 R_{sub}^2 C_b^2 \ll 1$ at low frequency; $s^2 R_{sub} C_{db} C_{gb}/(1+sR_{sub}C_b)$ is extremely small for frequency up to 10 GHz) will be checked after all parameters are extracted.

4. Verification with experiments and results discussion

In this section, the proposed direct extraction approach was applied to determine the parameters of the test device, which were *n*-MOSFETs fabricated by 0.18-µm technology. To obtain the *Y*-parameters of RF MOSFETs, *S*-para-meters were measured in the common-source configuration using an Agilent 8510C vector network analyzer and an on-wafer RF probe station. Before starting the measuring procedure, the calibration was performed on a ceramic calibration substrate using a SOLT calibration method. Besides, the measured data had to be corrected for parasitic capacitance of input/output pads and the resistances and inductances of



Fig. 6. The extraction results of transconductance $g_{\rm m}$ and channel conductance $g_{\rm ds}$: (a) $g_{\rm m}$ is obtained from the *y*-intercept of Re[Y_{21}] versus w^2 at low frequency, (b) $g_{\rm ds}$ is obtained from the *y*-intercept of Re[Y_{22}] versus w^2 at low frequency.

connection lines using two-step de-embedding technique [21]. The parameter extraction approach had been performed on the *n*-MOSFETs with 0.18- μ m length and 105- μ m width.

Fig. 6 shows the extraction results of transconductance $g_{\rm m}$ and channel conductance $g_{\rm ds}$ for an *n*-MOSFET device



Fig. 7. (a) The extraction results of $w/\text{Im}[Y_{\text{sub}}]$ as a function of w^2 , where g_{m} can be determined from the *y*-intercept. (b) The extraction result of $w^2/Re[Y_{\text{sub}}]$ as a function of w^2 , where the C_{b} can be determined from the slope.



Fig. 8. Frequency dependence of the extracted capacitances for an *n*-MOSFET with 105 μ m width and 0.18 μ m length biased at $V_{gs} = 1$ V and $V_{ds} = 1.4$ V. The extracted capacitances remain almost constant with frequency and thus verify that the extraction method is reliable and accurate.

W/L = 105/0.18-µm $V_{\rm gs} = 1 \, \rm V$ biased at and $V_{\rm ds} = 1.4$ V. The transconductance $g_{\rm m}$ was obtained from the y-intercept of Re[Y_{21}] versus w^2 at low frequency, as shown in Fig. 6(a). In similarity, the channel conductance g_{ds} was obtained from the y-intercept of Re[Y_{22}] versus w^2 at low frequency, as shown in Fig. 6(b). In Fig. 7(a), g_{mb} can be obtained from the y-intercept of linear fit straight line of $w/\text{Im}[Y_{\text{sub}}]$ versus w^2 . In Fig. 7(b), C_b can be obtained from the slope of linear fit straight line of $w^2/\text{Re}[Y_{\text{sub}}]$ versus w^2 . Figs. 8 and 9 show the extracted parameters C_{gb} , C_b , C_{sb} , $C_{\rm db}$, $C_{\rm gd}$, $C_{\rm dg}$, $C_{\rm gs}$, $R_{\rm g}$ and $R_{\rm sub}$ as a function of frequency. They show that the extracted resistances and capacitances are frequency-independent and this result verifies that the proposed extraction approach is accurate and reliable. Furthermore, due to the charge-conservation and nonreciprocity, C_{dg} is larger than C_{gd} , as shown in Fig. 8. The extracted values of all parameters are summarized in Table 1. From the extracted parameters, the value of $w^2 R_{\text{sub}}^2 C_{\text{b}}^2$ is calculated to be 0.012 at 1 GHz, and the real and imaginary parts of $s^2 R_{sub} C_{db} C_{gb} / (1 + s R_{sub} C_b)$ are calculated to be 8×10^{-5} and -8.6×10^{-5} at 10 GHz, respectively, which are much smaller than the ones of $g_m - jwC_{dg}$ and jwC_{gd} . Besides, for the extracted parameters listed in Table 1, the assumptions used in the approximations of Y_{12} and Y_{21} in the Eqs. (31) and (32)



Fig. 9. Frequency dependence of the extracted resistances for an *n*-MOSFET with 105 μ m width and 0.18 μ m length biased at $V_{gs} = 1$ V and $V_{ds} = 1.4$ V.

Table 1 Table of the extracted small signal parameters for an *n*-MOSFET with 105 μ m width and 0.18 μ m length biased at $V_{ds} = 1.4$ V and different V_{gs}

		8.
V_{gs} (V)	0.6	1
C_{gs} (fF)	102	118.9
$C_{\rm gd}$ (fF)	58.5	60.45
$R_{g}(\Omega)$	6.5	6.4
$g_{\rm m}$ (mS)	26.626	51.238
$C_{\rm dg}$ (fF)	85	140.3
$R_{\rm sub}(\Omega)$	59	60.7
$C_{\rm gb}$ (fF)	8.3	8
$g_{\rm mb}$ (mS)	3.543	3.92
$C_{\rm db}$ (fF)	80.1	90
$C_{\rm sb}$ (fF)	185	188
$g_{\rm ds}~({\rm mS})$	1.3433	3.608

are valid for frequency up to 10 GHz. These results verify the validity of the assumptions made in the extraction approach.

In Fig. 10, the *Y*-parameters calculated with the extracted parameters are compared with measured data for two bias conditions: (1) $V_{gs} = 1$ V, $V_{ds} = 1.4$ V; and (2) $V_{gs} = 0.6$ V, $V_{ds} = 1.4$ V. It is shown that a good agreement was obtained between the simulation results and measured data. From Eq. (27), it is known that nonreciprocal capacitance C_{dg} contributes the accuracy in Im[Y_{21}] prediction. In Fig. 10(c), excluding the nonreciprocal capacitance C_{dg} resulting in a significant error in matching Im[Y_{21}] is observed, especially for larger V_{gs} . This is because C_{dg} increases with V_{gs} , being discussed latter.

Fig. 11(a) shows the gate bias dependence of the extracted capacitances for an *n*-MOSFET biased at $V_{ds} =$ 1.4 V. As gate bias increases for constant V_{ds} , C_{gb} decreases due to the fact that the inversion status is getting stronger as V_{gs} increases. In other words, the ability of the inversion layer to protect the gate from the influence of the substrate is increasing as V_{gs} increases. In saturation region, C_{db} is dominated by junction capacitance and almost constant at fixed $V_{\rm ds}$. $C_{\rm gd}$ and $C_{\rm gs}$ are composed of intrinsic capacitances $C_{\rm gdi}$, $C_{\rm gsi}$ and overlap capacitances C_{gdo} , C_{gso} . C_{gd} is dominated by intrinsic capacitance C_{gdi} in the saturation region because the communication from the drain to the rest of the device is cut off owing to the pinch-off region. Furthermore, C_{dg} and $C_{\rm m}$ increase with $V_{\rm gs}$ due to the increase of intrinsic capacitance. Fig. 11(b) shows the gate bias dependence of the extracted resistances for an *n*-MOSFET biased at $V_{\rm ds} = 1.4$ V. From the figure, it is shown that $R_{\rm g}$ and $R_{\rm sub}$ remain almost constant as V_{gs} increases.

The drain bias dependence of the extracted capacitances for an *n*-MOSFET biased at $V_{\rm gs} = 1$ V. is shown in Fig. 12(a). As $V_{\rm ds}$ increases, $C_{\rm gb}$ increases because the influence of the substrate bias on the gate charge is increasing. Due to the increasing reverse bias between drain and substrate, $C_{\rm db}$ decreases as $V_{\rm ds}$ increases. In the saturation, $C_{\rm gs}$ and $C_{\rm gd}$ are dominated by the overlap capacitances $C_{\rm gdo}$, $C_{\rm gso}$ and remain constant. Fig. 12(b)

0.014 W/L=105µm/0.18µm 0.012 $V_{de}=1.4 V$ Solid lines: Model 0.01 Symbols: Mea: $Re[Y_n]$, $Im[Y_n]$ (Siemens) 0.008 Water and the state of the stat 0.006 0.004 0.002 $Re[Y_{II}$ 0 -0.002 8 10 (a) Frequency (GHz) 0.0005 0 $\operatorname{Re}[Y_{12}]$ -0.0005 -0.001 ens) $\operatorname{Im}[Y_{12}]$ (Sieme -0.0015 W/L=105µm/0.18µn -0.002 $V_{di} = 1.4 V$ V_{dt}=1.77 V Solid lines: Model Symbols: Measured -0.0025 Re[Y_{n2}], -0.003 5 -0.0035 -0.004 -0.0045 10 6 Frequency (GHz) (b) 0.06 0.05 V/L=105µm/0.18µ /_{ds}=1.4 V folid lines: Model $\operatorname{Re}[Y_{2i}]$ 0.04 Re[Y_{2i}], Im[Y_{2i}] (Siemens) Dash lines: w/o c_{dg} Symbols: Measured dat 0.03 0.02 0.01 $Im[Y_2]$ 0 -0.01 -0.02 6 10 Frequency (GHz) (c) 0.012 W/L=105µm/0.18µn =1.4 V0.01 Solid lines: Model Re[Y_{22}], Im[Y_{22}] (Siemens) Symbols: Measu 0.008 0.006 0.004 Re[Y₂₂ 0.002 10 4 6 (d) Frequency (GHz)

Fig. 10. Real and imaginary parts of *Y*-parameters: (a) Y_{11} ; (b) Y_{12} ; (c) Y_{21} ; and (d) Y_{22} as a function of frequency for a device with 105 μ m width and 0.18 μ m length biased at $V_{gs} = 1$ V and $V_{ds} = 1.4$ V. The simulation results obtained by proposed model have a good agreement to the experimental data.

shows the drain bias dependence of the extracted resistances for an *n*-MOSFET biased at $V_{gs} = 1$ V. The extracted resistances R_g and R_{sub} are almost constant as V_{ds} increases. The bias dependence of transconductance g_m obtained



Fig. 11. Gate bias dependence of small-signal parameters for an *n*-MOSFET with 105 μ m width and 0.18 μ m length biased at $V_{\rm ds} = 1.4$ V: (a) capacitances and (b) resistances.

from *Y*-parameters measurement and conventional DC measurement for an N-MOSFET is shown in Fig. 13. It can be seen that there is a good agreement between these two measurements. The results demonstrate that the DC- and AC-related parameters can be extracted by the proposed method in the HF analysis simultaneously. This extraction method avoids the possible error occurring in



Fig. 12. Drain bias dependence of small-signal parameters for an *n*-MOSFET with 105 μ m width and 0.18 μ m length biased at $V_{\rm gs} = 1$ V: (a) capacitances and (b) resistances.



Fig. 13. The bias dependence of transconductance $g_{\rm m}$ obtained from *S*-parameters measurement by the proposed extraction method and from the conventional DC measurement for an *n*-MOSFET with 105 μ m width and 0.18 μ m length: (a) gate bias dependence and (b) drain bias dependence.

the conventional DC extraction method for transconductance g_m . This is because that conventional DC extraction method extracts g_m by differentiation of the I–V curves and this may cause a significant error.

5. Conclusions

In this paper, a new and accurate small signal model including distributed gate network, substrate network and nonreciprocal capacitance has been developed. Meanwhile, a direct extraction method for the parameters of the new model is also proposed. This model uses transmission line theorem to describe the distributed gate region, a single substrate resistance and relative capacitances to model the distributed substrate network and accounts for the nonreciprocal capacitance. In addition, an examination has done by using the measured data to verify the model and parameter extraction method. The extracted parameters are physical meaning and good agreements have been obtained between the simulation results and measured data. Furthermore, the extraction method was used to extract the transconductance g_m by Y-parameters analysis and verified by DC measurement data. The results demonstrated that the proposed extraction method is accurate and reliable.

Acknowledgements

The helpful suggestion and discussion from Dr J.H. Wang are gratefully acknowledged. The great support from S.Y. Huang on *S*-parameter measurement is also appreciated.

References

- L.E. Larson, Integrated circuit technology options for RFIC's-present status and future directions, IEEE J. Solid State Circuits 33 (1998) 387–399.
- [2] A.A. Abidi, Low-power radio-frequency IC's for portable communications, Proc. IEEE 83 (4) (1995) 544–569.
- [3] C. Enz, An MOS transistor model for RFIC design valid in all region of operation, IEEE Trans. Microw. Theory Tech. 50 (1) (2002) 342–359.
- [4] R. Vanoppen, J. Geelen, D. Klaassen, The high-frequency analogue performance of MOSFET's, in: 1994 IEEE International Electron Device Meeting Technical Digest, IEDM, 1994, pp. 173–176.
- [5] G. Dambrine, A. Cappy, F. Heliodore, E. Playez, A new method for determining the FET small-signal equivalent circuit, IEEE Trans. Microw. Theory Tech. 36 (7) (1988) 1151–1159.
- [6] P. Vandeloo, W. Sansen, Modeling of the MOS transistor for high frequency analog designs, IEEE Trans. Comput. Aided Des. 8 (7) (1989) 713–723.
- [7] J.-J. Ou, X. Jin, I. Ma, C. Hu, P. Gray, CMOS RF modeling for GHz communication IC's in: 1998 VLSI Technology Symposium, 1998, pp. 94–95.
- [8] W. Liu, R. Gharpurey, M.C. Chang, U. Erdogan, R. Aggarwal, J.P. Matta, RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model, in: 1997 IEEE International Electron Device Meeting Technical Digest, IEDM, 1997, pp. 309–312.
- [9] S.F. Tin, A.A. Osman, K. Mayaram, C. Hu, A simple subcircuit extension of the BSIM3v3 model for CMOS RF design, IEEE J. Solid State Circuits 35 (4) (2000) 612–624.

- [10] E. Abou-Allam, T. Manku, A small-signal MOSFET model for radio frequency IC applications, IEEE Trans. Comput. Aided Des. 16 (5) (1997) 437–447.
- [11] A. Pascht, M. Grozing, D. Wiegner, M. Berroth, Small-signal and temperature noise model for MOSFETs, IEEE Trans. Microw. Theory Tech. 50 (8) (2002) 1927–1934.
- [12] T. Manku, Microwave CMOS-device physics and designs, IEEE J. Solid State Circuits 34 (5) (1999) 277–285.
- [13] C.H. Kim, C.S. Kim, H.Y. Yu, K.S. Nam, Unique extraction of substrate parameters of common-source MOSFETs, IEEE Microw. Guided Wave Lett. 9 (3) (1999) 108–110.
- [14] R. Sung, P. Bendix, M.B. Das, Extraction of high-frequency equivalent circuit parameters of submicron gate-length MOSFET's, IEEE Trans. Electron Devices 45 (8) (1998) 1769–1775.
- [15] M. Berroth, R. Bosch, Broad-band determination of the FET smallsignal equivalent circuit, IEEE Trans. Microw. Theory Tech. 38 (7) (1990) 891–895.
- [16] Y. Tsividis, The Operation and Modeling of the MOS Transistor, second ed., McGraw-Hill, New York, 1999.
- [17] S. Lee, H.K. Yu, C.S. Kim, J.G. Koo, K.S. Nam, A novel approach to extracting small-signal model parameters of silicon MOSFET's, IEEE Microw. Guided Wave Lett. 7 (3) (1997) 75–77.
- [18] D. Lovelace, J. Costa, N. Camilleri, Extracting small-signal model parameters of silicon MOSFET transistors, in: 1994 IEEE MTT-S International Microwave Symposium Digest, 2 (6) (1994) 865–868.
- [19] M. Je, H. Shin, Gate bias dependence of the substrate signal coupling effect in RF MOSFETs, IEEE Electron Device Lett. 24 (3) (2003) 183–185.
- [20] P.R. Gray, R.G. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, New York, 1993.
- [21] M. Koolen, J. Geelen, M. Versleijen, An improved de-embedding technique for on-wafer high-frequency characterization, in: 1991 IEEE Bipolar Circuit and Technology Meeting, 1991, pp. 188–191.
- [22] Y. Cheng, M. Matloubian, On the high-frequency characteristics of substrate resistance in RF MOSFETs, IEEE Electron Device Lett. 21 (12) (2000) 604–606.