



Edge quantum yield in n-channel metal-oxide-semiconductor field-effect transistor

Ting-Kuo Kang, K. C. Su, Yih J. Chang, Ming-Jer Chen, and Shih-Hsin Yeh

Citation: Journal of Applied Physics **96**, 1743 (2004); doi: 10.1063/1.1751627 View online: http://dx.doi.org/10.1063/1.1751627 View Table of Contents: http://scitation.aip.org/content/aip/journal/jap/96/3?ver=pdfcov Published by the AIP Publishing

Articles you may be interested in

Modeling random telegraph signals in the gate current of metal–oxide–semiconductor field effect transistors after oxide breakdown J. Appl. Phys. **94**, 703 (2003); 10.1063/1.1579134

Analytical approach to integrate the different components of direct tunneling current through ultrathin gate oxides in n-channel metal–oxide–semiconductor field-effect transistors J. Appl. Phys. **93**, 1064 (2003); 10.1063/1.1527710

Electrical effects of a single stacking fault on fully depleted thin-film silicon-on-insulator P-channel metal–oxide–semiconductor field-effect transistors J. Appl. Phys. **91**, 420 (2002); 10.1063/1.1417995

Observation of double peak in the substrate current versus gate voltage characteristics of n-channel metal–oxide–semiconductor field effect transistors Appl. Phys. Lett. **78**, 2238 (2001); 10.1063/1.1361279

Two dimensional dopant and carrier profiles obtained by scanning capacitance microscopy on an actively biased cross-sectioned metal–oxide–semiconductor field-effect transistor J. Vac. Sci. Technol. B **18**, 549 (2000); 10.1116/1.591230

AIP Re-register for Table of Content Alerts



Edge quantum yield in *n*-channel metal-oxide-semiconductor field-effect transistor

Ting-Kuo Kang,^{a)} K. C. Su, and Yih J. Chang

Reliability Engineering Department, United Microelectronics Corporation, Science-Based Industrial Park, Hsin-Chu City, Taiwan, Republic of China

Ming-Jer Chen and Shih-Hsin Yeh

Department of Electronics Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan, Republic of China

(Received 23 June 2003; accepted 26 March 2004)

The quantum yield of impact ionization is performed on an *n*-channel metal-oxide-semiconductor field-effect transistor (*n*-MOSFET) by a carrier separation measurement. When the *n*-MOSFET is biased in accumulation, the carrier separation measurement demonstrates that the gate current mainly originates from the electrons injected into the underlying drain/source overlap regions. The measured substrate current is due to excess holes originating from the impact ionization of the injected electrons in the overlap regions. Therefore, the quantum yield in the overlap regions can be determined by the ratio of the substrate current to the gate current. It is well matched with the theoretical calculation of quantum yield. © 2004 American Institute of Physics. [DOI: 10.1063/1.1751627]

p-channel metal-oxide-semiconductor field-effect transistors (p-MOSFETs) are generally used in the study of quantum yield of impact ionization for electrons in silicon. The quantum yield experiment by a carrier separation configuration can essentially assess the energy of electrons injected into the gate oxide.¹ Such an experiment on n^+ -poly gate p-MOSFETs in the stress-induced leakage current mode has evidenced the inelastic trap-assisted tunneling mechanism of injected electrons.² For p^+ -poly gate *p*-MOSFETs the inelastic trap-assisted tunneling mechanism in the stressinduced leakage current mode has also been proposed.³ Recently, it has been reported that quantum yield experiments can be performed directly on a triple well structure of n-channel metal-oxide-semiconductor field-effect transistors (*n*-MOSFETs).⁴ Therefore, this work focuses on the gate-todrain/source overlap regions of an n-MOSFET.

The *n*-MOSFET with n^+ -poly gate was fabricated in a state-of-the-art 0.15 μ m process. The gate width/length aspect ratio is 100 μ m/0.13 μ m. In this process, the gate oxide was thermally grown in dilute oxygen ambient. The physical gate oxide thickness was determined to be 2.6 nm by using an I-V fitting method.⁵ A schematic illustration of the experimental set-up of the carrier separation measurement is shown in Fig. 1.

Figure 2 depicts the dependence of the measured gate current I_G , drain current I_D , source current I_S , and substrate current I_B on the gate voltage V_G in accumulation. This figure concludes three points. First, $I_D \approx I_S$ indicates the symmetry of experimental set-up. Second, $I_G \approx I_D + I_S$ satisfies in the direct tunneling regime $(-4 \text{ V} < V_G < 0)$. It effectively points out that the electron current paths are mainly from the gate terminal to the drain and source terminals, as

plotted in Fig. 1. Third, since the substrate current has a negative sign, this indicates that the impact ionization induced holes flow down into the substrate. However, these holes could be either generated in the overlap regions or in the substrate region.

The quantum yield experiment gives strong evidence to the validity of the impact ionization in the overlap regions. The quantum yield γ , which is determined by the ratio of the substrate current I_B to the gate current I_G , is described as a function of the electron energy E_e . Assuming the electron energy E_e is equal to the potential drop across the oxide $(E_e = qV_{\text{ox}})$, featuring quasiballistic transport. In the gate-tooverlap regions, the oxide voltage V_{ox} is expressed as



FIG. 1. A schematic illustration of the quantum yield experiment in the n-MOSFET. The closed and open circles represent electrons and holes, respectively. The dotted lines represent the depletion region edges.

© 2004 American Institute of Physics

I his article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to J IP: 140.113.38.11 On: Thu. 01 May 2014 04:16:21

^{a)}Electronic mail: kevin_kang@umc.com



FIG. 2. Four terminal currents of the *n*-MOSFET are measured in accumulation. The polarity of the substrate current I_B is especially pointed out.

 $V_G - V_d$, where V_d is the overlap band bending. V_d can be obtained by using a depletion approximation. Due to the coincidence between the resulting ratio γ in the overlap regions and the quantum yield theory,⁶ as shown in Fig. 3, it is named as "edge quantum yield" in this work. On the other hand, the possibility of impact ionization in the substrate region is also considered. Similarly, the V_{ox} in the gate-tosubstrate region is expressed as $V_G - E_g/q$, where E_g/q is the silicon band gap in volts. The discrepancy between the resulting ratio γ in the substrate region and the quantum yield theory,⁶ especially at $-3 \text{ V} < V_G < 0$, is shown in Fig. 3. It is



FIG. 3. Quantum yield, $\gamma(=I_B/I_G)$, is described as a function of the electron energy E_e . The closed circles and squares represent the quantum yield in the overlap regions and the substrate region, respectively.



FIG. 4. Energy-band diagram in the overlap regions is given for (a) n^+ -poly gate/ n^- -drain or source (b) n^+ -poly gate/p-substrate/ n^- -drain or source.

reasonable to infer that the impact ionization in the substrate region is negligible due to a small channel length.

To further interpret the edge quantum yield, the energyband diagram in the overlap regions is depicted as follows. Figure 4(a) shows how the injected electrons from the gate to drain/source overlap regions transfer energy via impact ionization. A more interesting phenomenon is highlighted in Fig. 4(b) for the electrons injected into the substrate. We assume that since a small channel length allows lateral quasiballistic behavior, the energetic electrons will traverse to the drain/source collectors without energy loss. When these "hot" electrons enter the overlap depletion regions, they would transfer the energy via impact ionization to become "cold" electrons eventually.

In conclusion, the edge quantum yield experiment has been successfully performed on an *n*-MOSFET and its physical basis has been clarified. The experimental data are in excellent agreement with theoretical calculation.

The authors would like to thank Mingte Lin, Oswin Lo, Rita Chen, Charles Jiang, and Michelle Chiang for their useful discussions. Also, the authors are grateful to Dr. Thomas Huttner and Dr. Michael Rohner of Infineon Technologies for their valuable comments.

- ¹C. Chang, C. Hu, and R. W. Brodersen, J. Appl. Phys. 57, 302 (1985).
- ²S. Takagi, N. Yasuda, and A. Toriumi, IEEE Trans. Electron Devices 46, 335 (1999).
- ³A. Ghetti, M. Alam, J. Bude, D. Monroe, E. Sangiorgi, and H. Vaidya, IEEE Trans. Electron Devices **47**, 1341 (2000).
- ⁴A. S. Spinelli, D. Ielmini, A. L. Lacaita, A. Sebastiani, and G. Ghidini, in Proceedings of the International Reliability Physics Symposium (IRPS) Dallas, Texas (IEEE, New York, 2003), p. 412.
- ⁵L. F. Register, E. Rosenbaum, and K. Yang, Appl. Phys. Lett. **74**, 457 (1999).
- ⁶R. C. Alig, S. Bloom, and C. Struck, Phys. Rev. B 22, 5565 (1980).