

# A Novel 25-nm Modified Schottky-Barrier FinFET With High Performance

Bing-Yue Tsui, *Senior Member, IEEE*, and Chia-Pin Lin, *Student Member, IEEE*

**Abstract**—High-performance modified Schottky barrier (MSB) FinFET with 25-nm channel length and fully silicided source/drain (S/D) is proposed for the first time. Using an implant-to-silicide technique, an ultrashort and defect-free S/D extension can be formed at temperature as low as 600 °C. The MSB FinFET exhibits better current-voltage characteristics than those of published Schottky barrier devices and FinFETs. With 4-nm-thick gate oxide, the  $I_{\text{on}}/I_{\text{off}}$  current ratio higher than  $10^9$  is achieved. The subthreshold swing of 25-nm and 49-nm MSB FinFETs is 83 and 64.5 mV/dec at room temperature. The advantage of low thermal budget relaxes the thermal stability issue for metal gate/high- $\kappa$  dielectric integration. It is believed that the proposed MSB FinFET would be a very promising nano device.

**Index Terms**—FinFET, Schottky barrier, silicon-on-insulator (SOI).

## I. INTRODUCTION

SCHOTTKY-BARRIER (SB) source/drain (S/D) silicon-on-insulator (SOI) MOSFETs have been proposed for future nanoscale devices because of easy process and small external resistance of S/D [1]–[5]. However, the SB MOSFETs still have some drawbacks. The first drawback is the smaller on-state driving current ( $I_{\text{on}}$ ) than that of the conventional pn junction MOSFETs due to the Schottky barrier between the silicide and the inverted channel. In the previous study, a method of using complementary low-barrier silicide: PtSi for pMOS and ErSi for nMOS, has been suggested to reduce this barrier [2], [3]. The problem of high  $I_{\text{off}}$  of SB-SOI MOSFETs comes from the thermionic emission at the drain contact has been confirmed [6]. Kedzierski *et al.* introduced the FinFET architecture on SOI and demonstrated low  $I_{\text{off}} \sim \ln A/\mu\text{m}$  for  $20 \times 25 \text{ nm}^2$  devices [7]. Adding a metal field-plate over the MOSFETs has been shown to be effective in reducing the  $I_{\text{off}}$  by suppressing back-injection from the drain contact, but it requires an additional voltage supply and sacrifices device density [8].

In this letter, to overcome the drawbacks of SB MOSFETs while keeping the effect of Schottky contact on the low S/D external resistance and the low temperature process, we propose a modified SB FinFET (MSB FinFET) with ultrashort

S/D extension (SDE) at the interface of silicide and inverted channel. Adding an extension doping in the silicon drastically improves Schottky limit for  $I_{\text{on}}$  by thinning and reducing the SB at the source/body junction at on-state. The proposed MSB devices also show significant lower  $I_{\text{off}}$  than the conventional SB devices because of the high and wide Schottky-barrier at drain/body junction at off-state. Therefore, it is demonstrated that the driving current of the proposed MSB FinFET can be higher than  $250 \mu\text{A}/\mu\text{m}$  (or  $750 \mu\text{A}/\mu\text{m}$  depending on the definition of the channel width) and the  $I_{\text{on}}/I_{\text{off}}$  current ratio can be higher than  $10^9$ .

## II. DEVICE FABRICATION

Fig. 1 shows the main fabrication process flow of the proposed MSB FinFET. The starting material was boron-doped 6-in SOI wafers with background doping of around  $1 \times 10^{15} \text{ cm}^{-3}$ . The nominal Si layer and buried oxide layer thickness were 40 and 150 nm. The device island (including S/D region and Si fins) was defined by electron-beam (e-beam) lithography and plasma etching. A 4-nm-thick  $\text{SiO}_2$  was thermally grown as gate dielectric. Poly-Si film of 150 nm thick was deposited and doped by  $\text{BF}_2^+$  ion implantation at 40 KeV to a dose of  $5 \times 10^{15} \text{ cm}^{-2}$ . After a rapid thermal activation at 1025 °C, 50-nm-thick TEOS oxide was deposited with low-pressure chemical vapor deposition (LPCVD) as hard mask. E-beam lithography was employed again to define gate pattern as shown in Fig. 1(a). Following gate patterning, a  $\text{SiO}_2$  (10 nm)/ $\text{Si}_3\text{N}_4$  (30 nm) composite spacer was formed and is shown in Fig. 1(b). The hardmask on poly-Si was etched away during spacer etching. Ni film of 22 nm thick was then deposited in a sputtering system. To convert Si layer at S/D region into silicide completely with suitable lateral growth, a two-step annealing process was performed. At first, the wafer deposited with Ni was annealed in vacuum chamber at 300 °C for 80 min. After the unreacted Ni was selectively removed by wet chemical etching with  $\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$  solution, the wafer was annealed in  $\text{N}_2$  ambient at 600 °C for 30 s [Fig. 1(c)]. Ni-silicide was formed on poly-Si gate simultaneously.  $\text{BF}_2^+$  ions were implanted to silicide (ITS) at 30 KeV to a dose of  $3 \times 10^{15} \text{ cm}^{-2}$  followed by a furnace annealing at 600 °C for 30 min. Monte Carlo simulation shows that the ions straggle distribution is only 8 nm, which is shorter than the lateral growth of silicide [9]. Because of the low solid-state solubility of boron in Ni silicide, boron atoms diffused out and piled up at the Si-silicide interface to form an ultrashort SDE as shown in Fig. 1(d). It has been reported that ITS process forms a modified Schottky junction with characteristics between pn junction and Schottky junction [10], [11]. Since the ion implantation process does not damage

Manuscript received February 17, 2004; revised March 25, 2004. This work was supported by the National Science Council of Taiwan, R.O.C., under Contract NSC-91-2215-E-009-018. The review of this letter was arranged by Editor B. Yu.

B.-Y. Tsui is with the Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C., and also with the National Nano Device Laboratories, Hsinchu 300, Taiwan, R.O.C. (e-mail: bytsui@mail.nctu.edu.tw)

C.-P. Lin is with the Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

Digital Object Identifier 10.1109/LED.2004.828980




Fig. 1. Main process flow of the modified Schottky barrier FinFET.

Si layer directly, the junction would be free of crystalline defects and low junction leakage current could be expected [12]. Typical inter layer dielectric deposition, contact hole patterning, and Al metallization completed the fabrication process. For comparison, simple SB FinFETs were fabricated with the same process but neglecting the ITS process step.

Fig. 2 shows the schematically layout and transmission electron microscopy (TEM) micrograph of the MSB FinFET in the A-A' direction with gate length ( $L_g$ ) of 25 nm, fin thickness ( $W_f$ ) of 40 nm, and fin height ( $T_{si}$ ) of 40 nm. The fin thickness ( $W_f$ ) represents the fin width perpendicular to A-A' in Fig. 2(a). Fully silicided S/D and free crystalline defects are confirmed.

### III. RESULTS AND DISCUSSION

Fig. 3 shows the output characteristic of the MSB FinFET with  $L_g = 25$  nm, fin thickness ( $W_f$ ) = 40 nm, and fin height ( $T_{si}$ ) = 40 nm. It is known that for conventional SB devices, "sublinear" phenomenon is pronounced at linear region due to the Schottky barrier and the channel-S/D offset. For our SB FinFET, the large offset should be the dominant mechanism although the effect of Schottky barrier cannot be ignored. For the MSB FinFET, the ultrashort SDE bridges channel and S/D silicide. Furthermore, the Schottky barrier thickness, i.e., the carrier injection resistance from source to channel, is reduced by the high concentration ultrashort SDE. Therefore, the sublinear phenomenon is not observed. The driving current of the 25 nm MSB FinFET at  $V_d = -1$  V is about  $250 \mu A/\mu m$  under the def-




Fig. 2. (a) Schematically layout and (b) TEM micrograph of the MSB FinFET with  $L_g = 25$  nm,  $W_f = 40$  nm and  $T_{si} = 40$  nm.




Fig. 3. Output characteristic of the MSB FinFET with  $L_g = 25$  nm,  $W_f = 40$  nm and  $T_{si} = 40$  nm.




Fig. 4. Subthreshold characteristics of MSB and SB FinFETs with  $L_g = 25$  nm,  $W_f = 40$  nm and  $T_{si} = 40$  nm.

inition of channel width =  $2 * H_{Si} + W_f$  or  $750 \mu A/\mu m$  under the definition of channel width =  $W_f$ . It should be noted that the  $I_{on}$  could be further improved by shorter spacer length and thinner gate-oxide thickness.

Fig. 4 compares the transfer characteristics of the MSB FinFET and the SB FinFET. In the case of SB FinFET, a typical ambipolar operation is observed. For p-channel operation, the SB FinFET has poor subthreshold swing and  $I_{on}/I_{off}$  current ratio of lower than  $10^3$ . The small  $I_{on}/I_{off}$  current ratio is attributed to the high Schottky barrier at on-state and low Schottky barrier at off-state. By inserting a ultrashort SDE to

modify the Schottky barrier property, the MSB FinFET can be turned on more steeply and had extremely high  $I_{\text{on}}/I_{\text{off}}$  current ratio ( $>10^9$ ). The 25-nm MSB FinFET also shows superior subthreshold characteristics with swing of 83 mV/dec and drain-induced barrier lowering (DIBL) of 235 mV/V. The low  $V_{\text{th}}$  ( $-61$  mV) comes from the  $p^+$  poly gate; it could be adjusted using a mid-gap gate material such as  $p^+$  SiGe or Ta–Pt alloy, etc [13], [14]. For thinner gate oxide and smaller fin height/channel length ratio, better short channel characteristics could be expected [8]. In fact, subthreshold swing of 64.5 mV/dec and DIBL of 39 mV/V are obtained at  $L_g = 49$  nm. These results are better than those reported conventional FinFETs and SB FinFETs.

#### IV. CONCLUSION

High-performance MSB FinFETs with several unique features such as fully silicided S/D, ultrashort SDE, defect-free S/D junction, and low-temperature process is proposed. This device exhibits better current–voltage characteristics than those of published SB devices and FinFETs. With 4-nm-thick gate oxide, the  $I_{\text{on}}/I_{\text{off}}$  current ratio higher than  $10^9$  is achieved. The subthreshold swing of 25 and 49 nm MSB FinFETs is 83 and 64.5 mV/dec at room temperature, respectively. These values are close to the theoretical limitation. The  $I_{\text{on}}$  of the 25-nm MSB FinFET is higher than 250 or 750  $\mu\text{A}/\mu\text{m}$ , which depends on the definition of channel width. It is expected that the device characteristics can be further improved by thinner gate-oxide thickness and shorter spacer length.

The low-temperature process of MSB FinFET is an important advantage. Beyond 65-nm technology node, it is predicted that metal gate and high dielectric constant gate dielectric, must be employed to improved device performance continuously. Thermal stability between metal gate and a high- $\kappa$  dielectric is a critical issue because the conventional S/D process acquires a high temperature annealing at least  $900^\circ$ . On the contrary, the process temperature of MSB process is around  $600^\circ\text{C}$ . The thermal stability issue is relaxed and the interfacial layer formation at high- $\kappa$  dielectric and Si interface is also reduced. Furthermore, the ultrashort SDE also helps device scale down.

#### ACKNOWLEDGMENT

The authors would like to thank the National Nano Device Laboratory staff for their support in device fabrication.

#### REFERENCES

- [1] J. P. Synder, C. R. Helms, and Y. Nishi, "Experimental investigation of a PtSi source and drain field emission transistor," *Appl. Phys. Lett.*, vol. 67, p. 1420, 1995.
- [2] J. R. Tucker, "Schottky-barrier MOSFETs for silicon nanoelectronics," in *IEEE Frontiers Electron.*, 1997, pp. 97–100.
- [3] M. Nishisaka and T. Asano, "Reduction of the Floating body effect in SOI MOSFETs by using Schottky source/drain contacts," *Jpn. J. Appl. Phys.*, vol. 37, p. 1295, 1998.
- [4] C. Wang, J. P. Synder, and J. R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal–oxide–semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 74, p. 1174, 1999.
- [5] W. Saitoh, S. Yamagami, A. Itoh, and M. Asada, "35-nm metal gate p-type metal–oxide–semiconductor field-effect transistor with PtSi Schottky source/drain on separation by implanted oxygen substrate," *Jpn. J. Appl. Phys.*, vol. 38, pp. 629–631, 1999.
- [6] J. Knoch and J. Appenzeller, "Impact of the channel thickness on the performance of Schottky barrier metal–oxide–semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 81, pp. 3082–3084, Oct. 2002.
- [7] J. Kedzierski, P. Xuan, E. H. Anderson, J. Boker, T. J. King, and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20-nm gate length regime," *IEDM Tech. Dig.*, pp. 57–60, 2000.
- [8] H. C. Lin, M. F. Wang, F. J. Ho, J. T. Liu, Y. Li, T. Y. Huang, and S. M. Sze, "Effects of sub-gate bias on the operation of Schottky-barrier SOI MOSFETs having nano-scale channel," in *Proc. IEEE Conf. Nanotechnology (NANO)*, Washington, DC, Aug. 2002, pp. 205–208.
- [9] *User's Manual for SUPREM 2-Dimensional Process Simulation*, 2003.
- [10] F. La Via and E. Rimini, "Electrical characterization of ultra-shallow junctions formed by diffusion from a CoSi<sub>2</sub> layer," *IEEE Trans. Electron Devices*, vol. 44, pp. 526–534, Apr. 1997.
- [11] B. S. Chen and M. C. Chen, "Formation of cobalt silicided shallow junction using implant into/through silicide technology and low temperature furnace annealing," *IEEE Trans. Electron Devices*, vol. 43, pp. 258–266, Feb. 1996.
- [12] K. J. Barlow, "Formation of submicron pMOS transistors by implantation into silicide," *Electron. Lett.*, vol. 24, pp. 949–950, July 1988.
- [13] N. Kistler and J. Woo, "Symmetric CMOS in fully depleted silicon-on-insulator using P+ polycrystalline Si–Ge gate electrodes," *IEDM Tech. Dig.*, pp. 727–730, 1993.
- [14] W. C. Lee, B. Watson, T. J. King, and C. Hu, "Enhancement of pMOS device performance with poly-SiGe gate," *IEEE Electron Device Lett.*, vol. 20, pp. 232–234, May 1999.
- [15] B. Y. Tsui and C. F. Huang, "Wide range work function modulation of binary alloys for MOSFET application," *IEEE Electron Device Lett.*, vol. 24, pp. 153–155, Mar. 2003.