

# The Effect of Thermal Treatment on Device Characteristic and Reliability for Sub-100-nm CMOSFETs

Wen-Kuan Yeh, *Member, IEEE*, Yean-Kuen Fang, and Mao-Chieh Chen

**Abstract**—The effect of post-thermal annealing after halo implantation on device characteristic and reliability of sub-100-nm CMOSFETs was investigated. We found that the control of annealing time is more efficient than that of annealing temperature with respect to improving the hot-carrier-induced degradation. The best result of device performance and reliability was obtained by a post-thermal annealing treatment performed at medium temperatures (e.g., 900 °C) for a longer time (>1 min).

**Index Terms**—Halo, hot-carrier-induced degradation, indium, post-thermal annealing.

## I. INTRODUCTION

FOR MOSFET, the reduction in threshold voltage ( $V_{th}$ ) with decreasing channel length is widely used as an indicator of short-channel effect (SCE) [1], [2]. As MOSFET scaled down to 100 nm and below, this adverse  $V_{th}$  roll-off effect may become a major limitation on the deep-submicron-device performance. In order to control the SCE in the sub-100-nm regime, it is necessary to reduce the gate oxide thickness and source/drain extension-junction depths. However, the possibility of direct tunneling limits the extent to which the gate oxide thickness can be thinned [3], and the reduction of source/drain extension-junction depths through lowering thermal budget gives rise to the dopant activation problem, which leads to degradation of device driving capability. In this context, lateral channel engineering provides an extra degree of freedom for the effect of limiting the adverse SCE effects [4]. Recently, local high doping concentration in the channel near source/drain junctions was employed via lateral channel engineering, e.g., halo [5], pocket [6], TCI (tilted-channel implantation) [2], and TIPS (tilted implantation punchthrough stopper) [7]. These implantations introduce the same type of impurity as in the channel region following the gate-etching, which can be symmetrical [6], [7] or asymmetrical [8] with respect to the deep source/drain implants. Engineering channel dopant profile for the localized halo implant has been used

extensively in deep-submicron CMOS work and has become indispensable to achieving sub-100-nm CMOSFETs [9]. Indium (In) has been successfully used to obtain abrupt profiles in nMOSFETs because of its low diffusion constant [10], which leads to shallower deep-submicron nMOSFET source–drain extension/halo profiles. Unfortunately, interstitial Si is also produced during the In ion implantation, resulting in an increase in leakage current and degradation of device performance [11], [12]. Moreover, the hot-carrier-induced device's degradation is also enhanced. Thus, a post-thermal annealing (PA) treatment following the In-halo implantation is proposed to solve these problems. However, pMOSFET device characteristics are easily degraded by post-thermal treatment because of the out-diffusion of channel doping. On the other hand, with the continuous shrinking of device dimensions and gate oxide thickness, generation of interface traps during negative bias temperature instability (NBTI) stress in pMOSFET has become the most critical reliability issue that would ultimately determine the lifetime of devices. [13], [14]. In this work, we investigate the device characteristics and hot-carrier-induced device degradation of B-halo nMOSFETs, In-halo nMOSFETs, and As-halo pMOSFETs. The effect of PA on NBTI is also investigated for pMOSFETs. We propose an appropriate PA for In-implanted halo nMOSFETs and As-implanted halo pMOSFETs to achieve a high-performance and well-reliability sub-100-nm CMOSFETs.

## II. EXPERIMENTS

Devices were fabricated on p-type, (110)-oriented 8-inch Si wafers of 15–25  $\Omega \cdot \text{cm}$  resistivity using the conventional CMOSFET twin-well process. Following the shallow-trench isolation process, n/p-wells were formed using phosphorus (P) and boron (B) MeV implantation. Dual-gate CMOSFETs were fabricated with a 2-nm-thick nitrided gate oxide, grown by rapid thermal oxidation in NO ambient followed by poly-Si layer deposition. After poly-Si gate patterning with poly gate lengths ( $L_G$ ) in the range from 100 to 250 nm, n/p source/drain extensions were formed using, respectively, As<sup>+</sup> and B<sup>+</sup> ion implantations. Then, tilted-angle halo implantation was applied at 20~30 degrees using B<sup>+</sup> (at 10~30 KeV,  $2 \sim 5 \times 10^{13} \text{ cm}^{-2}$ ) and In<sup>+</sup> (at 120~180 KeV,  $1 \sim 3 \times 10^{13} \text{ cm}^{-2}$ ) for nMOSFETs, and As<sup>+</sup> (at 110~130 KeV,  $2 \sim 4 \times 10^{13} \text{ cm}^{-2}$ ) for pMOSFETs. After the halo implantation, the device samples were annealed with rapid thermal processing (RTP) at various temperatures ranging from 900 °C to 1050 °C. A thin liner

Manuscript received November 19, 2003; revised January 27, 2004. This work was supported in part by the National Science Council of Taiwan under Contract NSC 92-2215-E-390-001.

W.-K. Yeh is with the Electrical Engineering Department, National University of Kaohsiung, Kaohsiung 811, Taiwan, R.O.C.

Y.-K. Fang is with the VLSI Technology Laboratory, Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.

M.-C. Chen is with the Department of Electronics Engineering, National Chiao Tung University, Hsin-Chu, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TDMR.2004.826590




Fig. 1. Threshold voltage roll-off as a function of effective channel length. The inset in the figure shows intrinsic transconductance of nMOSFETs with In-halo and B-halo structures as a function of DIBL.

oxide was deposited at 500 °C to 900 °C, followed by a SiN-spacer deposition at 400 °C to 800 °C. After formation of a 100-nm-thick composite liner oxide/SiN spacer,  $n^+/p^+$  deep source/drain junctions were formed using As (at 40~60 KeV) and B (at 6~10 KeV) ion implantation. Finally, the wafers were annealed using RTP at 1000 °C followed by  $\text{CoSi}_2$  salicidation processing. Then the sample preparation was completed after a standard backend flow processing. In this work, the drain current  $I_D$  was determined at  $V_G = V_D = 1.2$  V and transconductance  $G_m$  was determined with derivation of  $dI_D/dV_G$ . To investigate the hot-carrier effect, device stress and measurements were made on a probe station at various drain voltages ( $|V_D| = 1.2 \sim 2.0$  V) and gate voltages ( $|V_G| = 0 \sim 1.8$  V) for various durations. For pMOSFETs, NBTI stress was applied at a gate voltage of  $-1.8$  V with the drain/source and substrate terminals connected to ground for a stress time of 100 min at an elevated temperature of 25 °C to 125 °C.

### III. RESULTS AND DISCUSSION

#### A. Indium-Halo Versus Boron-Halo nMOSFETs and Thermal Treatment for In-Halo nMOSFETs

Threshold voltages, as determined by the  $G_{m\max}$  method, are illustrated in Fig. 1 as a function of effective channel length ( $L_{\text{eff}}$ ). The  $L_{\text{eff}}$  was derived using a modified Shift and Ratio algorithm [15], which extracts parameters between two neighboring short-channel devices ( $L_{\text{gate}} = 100\text{--}250$  nm) without concerning the mobility difference. Compared to the B-halo-structure devices, the In-halo samples have a formed localized high-dose halo structure because of the low diffusion constant of indium, thus improving the punch-through margin of the devices. The inset in Fig. 1 shows the  $G_m$  versus drain-induced barrier lowering (DIBL: measured deviation of gate voltage at  $V_D = 0.1$  and  $V_D = 1.2$  V); it is worth noting




Fig. 2.  $I_{D0}$  versus  $I_{D\text{sat}}$  for B-implanted and In-implanted halo nMOSFETs with various post-thermal annealing (PA).

that the mobility of the In-halo nMOSFETs is higher than that of the B-halo nMOSFETs, particularly for the devices with  $L_{\text{eff}}$  less than 100 nm. In this work, the In-halo samples are free from apparent reverse short-channel effects (RSCEs), while the conventional B-halo samples exhibit such effects. Transient enhanced diffusion (TED), which is believed to be the cause of RSCEs, was effectively suppressed in the In-halo devices [16] due to indium deactivation [17]. Thus, In-halos lead to reducing  $V_{\text{th}}$  and increasing device resistance to SCEs. However, a large amount of Si interstitials will be generated by the As-extension implantation and further enhanced by the In-halo implantation. These Si interstitials can react with the In dopant more efficiently, resulting in a more pronounced deactivation, and causing accelerated  $V_{\text{th}}$  roll-off in short-channel devices [18]. Thus, PA is proposed to remove these Si interstitials and suppress the TED phenomenon. Although Si interstitials can be removed with higher temperature with shorter time (e.g., 1000 °C, 10 s), junction depth was also increased following the PA with an RTP at 1000 °C, resulting in a higher device  $V_{\text{th}}$  roll-off. Thus, a lower temperature was possible better post-treatment without device performance degradation. However, longer time is necessary for medium-temperature treatment to give enough energy for Si interstitials removing. In this study, we found that the device SCEs can be improved by RTP at 900 °C for a longer period of time (e.g., longer than one minute). It is believed that the Si interstitials can be removed by a medium-temperature annealing for an appropriately longer time without degrading the device SCEs. We found that higher saturated values of  $V_{\text{th}}$  and RSCEs apparently occur in the In-halo nMOSFETs annealed at 900 °C for a longer period of time. Medium-temperature annealing can improve SCEs in the In-halo devices, even in the sub-100-nm channel-length range, thus reducing the device's off-state drain current ( $I_{D0}$ ). Fig. 2 illustrates that the device's  $I_{D0}$  can be reduced with the 900 °C long-time annealing. Although the localized In-halo dopant is located only around the extension junction and does not degrade the device's driving capacity, the hot-carrier effect of the In-halo device is still a troublesome problem, which becomes more serious with decreasing dimension. In comparison with the B-halo nMOSFET, the In-halo nMOSFET




Fig. 3. (a) Transconductance ( $G_m$ ) and (b) drain current ( $I_D$ ) as a function of gate voltage ( $V_G$ ) for B-implanted halo and In-implanted halo nMOSFETs before and after hot-carrier stress.

shows a larger hot-carrier-induced  $G_m$  degradation, particularly at higher gate voltage, as well as a worse subthreshold characteristic, as shown in Fig. 3. For the In-halo nMOSFET, the abrupt and shallow junction profile increases the drain electric field and enhances the high impact-ionization rate of channel carrier, thus aggravating the hot-carrier effect. It is apparent that the B-halo device has a smaller junction leakage than the In-halo device, as shown in Fig. 4(a). According to the results of Yu *et al.* [1], the B-halo nMOSFET exhibits a normal recombination-generation junction leakage, while the highly localized dose of the In-halo nMOSFET shows the presence of a drain-to-halo (body) band-to-band tunneling current. This tunneling leakage can be a considerable contributor to the device's  $I_{D0}$ , resulting in higher  $I_{D0}$  in the device with an In-halo structure. The swing degradation indicates the creation of interface traps, resulting in a threshold voltage shift [19]. The gate-induced drain leakage (GIDL) in B-halo and In-halo nMOSFETs at a negative gate bias of  $V_G = -0.5$  V was increased. It has been reported that GIDL is a direct result of the generation of interface states; thus, the largest degradation in  $I_{Dsat}$  coincides with the largest increase in interface state density. Compared to the B-halo nMOSFET, the subthreshold characteristic of the In-halo nMOSFET shows a larger  $I_{D0}$  and GIDL. Moreover, the gate leakage of the In-halo device




Fig. 4. (a) Subthreshold characteristic and (b) gate leakage ( $I_G$ ) as a function of gate voltage ( $V_G$ ) for nMOSFET with B-implanted and In-implanted halo structures before and after hot-carrier stress.

is larger than that of the B-halo device, and is increased after the hot-carrier stress, particularly at a higher gate voltage, as shown in Fig. 4(b). It is believed that the In-halo nMOSFET contains a larger number of interface states, which lead to the degraded device characteristic and reliability, in particular after hot-carrier stress. Fig. 5 shows that the gate leakage of the In-halo device increases with the implantation dose of In-halo, and that the leakage is further increased after the hot-carrier stress, particularly at a higher gate voltage. We believe that the higher implant dose of In-halo resulted in increase of interface state generation, thus aggravating the gate leakage of nMOSFETs. In this study, the In-halo device's subthreshold swing and  $I_{D0}$  can be most efficiently improved with a long-time PA at  $900^\circ\text{C}$ , as shown in Fig. 6. The hot-carrier-induced degradation of saturated drain current ( $I_{Dsat}$ ) is illustrated in Fig. 7 as a function of stress time; it clearly indicates that the In-halo device degrades more seriously than the B-halo device. However, significant improvement with respect to the stress-induced  $I_{Dsat}$  degradation was achieved for the In-halo device by applying appropriate PA. A long-time PA at  $900^\circ\text{C}$ , for example, was able to make the In-halo nMOSFET show a very low drain degradation of less 3%. In this work, the interstitial defect caused by the In-halo implantation and




Fig. 5. Gate leakage ( $I_G$ ) as a function of gate voltage ( $V_G$ ) for In-halo nMOSFETs with various indium implantation doses before and after hot-carrier stress.




Fig. 6. Subthreshold characteristic for nMOSFETs with In-implanted halo structure with various post-thermal annealing before and after hot-carrier stress.

the channel impact ionization caused by the electron can be suppressed with appropriate PA. Thus, an appropriately PA annealed In-halo nMOSFET shows longer lifetime and lower substrate current ( $I_{\text{sub}}$ ) than the B-halo nMOSFET, particularly at stress voltage larger than 1.5 V, as shown in Fig. 8. It is apparently that an appropriate PA is necessary to improve the device's reliability especially for high-performance products (operating voltage  $>1.2$  V).

### B. Thermal Treatment for As-Halo pMOSFETs

As-halos implantation is used to modify the pMOSFET drain structure for efficiently blocking the B-extension. However, Si interstitials are also generated by the As-halo implantation. These Si interstitials will degrade the device performance and enhance the hot-carrier effect. Fig. 9 shows the  $G_m$  versus gate voltage and the subthreshold characteristic for the As-halo pMOSFETs with various As-halo concentrations before and after hot-carrier stress. Since higher dose of As-halo implantation would result in more abrupt junction, higher




Fig. 7. Hot-carrier-induced degradation of saturated drain current ( $I_{D\text{sat}}$ ) versus stress time for nMOSFETs with B-implanted and In-implanted halo structures with and without post-thermal annealing.




Fig. 8. Substrate current as a function of drain voltage ( $V_D$ ) for B-halo nMOSFET and In-halo nMOSFET with PA.

carrier mobility and thus higher  $G_m$  can be obtained. However, higher dose implantation would also generate more Si interstitial, leading to degradation of the device characteristic, particularly at higher gate voltage. Moreover, the subthreshold characteristic is also degraded with increasing dose of As-halo implantation. Thus, the hot-carrier-induced  $I_{D\text{sat}}$  degradation of the As-halo pMOSFETs becomes more serious as the As-halo implantation dose is increased, as shown in Fig. 10. Apparently, an appropriate PA is necessary to improve the pMOSFETs characteristic. However, the PA may affect the B-extension/As-halo structure due to the change in boron doping profile in the channel region, leading the device's  $V_{\text{th}}$  shift, particularly for the device annealed with a short-time PA at 1000°C. Fig. 11 shows the  $G_m$  versus gate voltage for three differently post-annealed As-halo pMOSFETs before and after the hot-carrier stress. It can be seen that a serious  $V_{\text{th}}$  shift occurred after the device was annealed with a short-time PA at 1000°C, and that the device degradation remained after a hot-carrier stress. In this work, we found that the hot-carrier-induced  $G_m$  degradation can be efficiently recovered




Fig. 9. (a) Transconductance ( $G_m$ ) versus gate voltage and (b) subthreshold characteristic for As-implanted halo pMOSFET with various As-halo implantation doses before and after hot-carrier stress.




Fig. 10. Hot-carrier-induced degradation of saturated drain current ( $I_{Dsat}$ ) versus stress time for As-halo pMOSFETs with various As-halo implantation doses.

with a long-time PA at 900 °C without causing the device's threshold voltage shift. With this PA, the As-halo pMOSFETs subthreshold characteristic was also improved, as shown in Fig. 12. This is because the pA efficiently removed interface defects and thus the device's gate leakage was improved, in particular the long-time PA at 900 °C, as shown in Fig. 13.




Fig. 11. Transconductance ( $G_m$ ) versus gate voltage for differently post-annealed As-halo pMOSFET before and after hot-carrier stress.




Fig. 12. Subthreshold characteristic for differently post-annealed As-halo pMOSFETs before and after hot-carrier stress.




Fig. 13. Gate leakage ( $I_G$ ) as a function of gate voltage for differently post-annealed As-halo pMOSFETs before and after hot-carrier stress.

The hot-carrier-induced  $I_{Dsat}$  degradation versus stress time for three differently post-annealed As-halo pMOSFETs is




Fig. 14. Hot-carrier-induced degradation of saturated drain current ( $I_{Dsat}$ ) versus stress time for differently post-annealed As-halo pMOSFETs.




Fig. 15. Stress temperature dependence of (a)  $V_{th}$  shifts and (b)  $I_{Dsat}$  degradation for differently post-annealed As-halo pMOSFETs.

illustrated in Fig. 14. Apparently, the entire three PA are beneficial to the device's resistance against the hot-carrier stress. Fig. 15(a) and (15b) show, respectively, the  $V_{th}$  shift and  $I_{Dsat}$  degradation as a function of NBTI stress temperature for the differently post-annealed As-halo pMOSFETs. All PA

devices show a higher resistance to NBTI-induced  $V_{th}$  shift and NBTI-induced  $I_{Dsat}$  degradation as compared to the device without any PA. We may conclude that a PA, in particular the long-time PA at 900 °C, can reduce the interface traps, thus improving the device's characteristic and reliability.

#### IV. CONCLUSION

In this work, the effect of post-thermal annealing treatment on the device characteristics and hot-carrier-induced reliability was investigated for the sub-100-nm CMOSFETs. For both In-halo nMOSFETs and As-halo pMOSFETs, the device characteristics and hot-carrier-induced device degradation can be improved by the post-thermal treatment, particularly the long-time post-annealing at medium temperature (e.g., 90-s RTP at 900 °C).

#### ACKNOWLEDGMENT

The authors would like to thank UMC TD/Logic Advanced Device Group for technical assistance and helpful comments.

#### REFERENCES

- [1] B. Yu, C. H. J. Wann, E. D. Nowak, K. Noda, and C. Hu, "Short-channel effect improved by lateral channel-engineering in deep-submicrometer MOSFET's," *IEEE Trans. Electron Devices*, vol. 44, pp. 627–634, Apr. 1997.
- [2] H. Momiyama, S. Yamaguchi, S. Ohkubo, and T. Sugii, "Indium tilted channel implantation technology for 60 nm nMOSFET," in *Symp. VLSI Technology Dig. Tech. Papers*, 1999, pp. 67–68.
- [3] B. Yu, H. Wang, O. Milic, Q. Wang, W. Wang, J.-X. An, and M.-R. Lin, "50 nm gate-length CMOS transistor with super-halo: Design, process, and reliability," in *IEDM Tech. Dig.*, 1999, pp. 653–657.
- [4] C. H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, "A comparative study of advanced MOSFET concepts," *IEEE Trans. Electron Devices*, vol. 43, pp. 1742–1753, Oct. 1996.
- [5] Y. Okumura, "A novel source-to-drain nonuniformity doped channel (NUDC) MOSFET for high-current drivability and threshold voltage controllability," in *IEDM Tech. Dig.*, 1990, pp. 391–394.
- [6] T. Hori, "A 100  $\mu\text{m}$  CMOS technology with tilt-implanted punchthrough stopper (TIPS)," in *IEDM Tech. Dig.*, 1994, pp. 75–78.
- [7] J. Tanaka, S. Kimura, H. Noda, T. Toyabe, and S. Ihara, "A sub-100  $\mu\text{m}$  grooved gate MOSFET with high immunity to short-channel effects," in *IEDM Tech. Dig.*, 1993, pp. 537–540.
- [8] T. N. Buti, S. Ogura, N. Rovedo, K. Tobimatsu, and C. F. Codella, "Asymmetrical halo source GOLD drain (HS-GOLD) deep-half micron n-MOSFET design for reliability and performance," in *Int. Electron Devices Meeting Tech. Dig.*, 1989, pp. 617–620.
- [9] R. Gwoziecki and T. Skotnicki, "Smart pockets-total suppression of roll-off and roll-up," in *Symp. VLSI Technology Dig. Tech. Papers*, 1999, pp. 91–92.
- [10] Y. Taur and E. J. Nowak, "CMOS devices below 100  $\mu\text{m}$ : How high will performance go?," in *IEDM Tech. Dig.*, 1997, pp. 215–218.
- [11] P. Bouillon, F. Benistant, T. Skotnicki, G. Guegan, D. Roche, E. Andre, D. Mathiot, S. Tedesco, F. Martin, M. Heitzmann, M. Lerme, and M. Haond, "Re-examination of indium implantation for low power 0.1  $\mu\text{m}$  technology," in *Int. Electron Devices Meeting Tech. Dig.*, 1995, pp. 897–900.
- [12] H. Liao, D. S. Ang, and C. H. Ling, "A comprehensive study of indium implantation-induced damage in deep submicrometer nMOSFET: Device characterization and damage assessment," *IEEE Trans. Electron Devices*, vol. 49, pp. 2254–2262, Dec. 2002.
- [13] R. Thewes, R. Brederlow, C. Schlunder, P. Wiczorek, A. Hesener, B. Ankele, P. Klein, P. S. Kessel, and W. Weber, "Device reliability in analog CMOS applications," in *IEDM Tech. Dig.*, 1999, pp. 81–84.
- [14] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling," in *Symp. VLSI Technology Dig. Tech. Papers*, 1999, pp. 73–74.
- [15] Y. Taur, "A new shift and ratio' method for MOSFET channel-length extraction," *IEEE Electron Device Lett.*, vol. 13, pp. 267–280, May 1992.

- [16] P. Bouillon, R. Gwoziecki, and T. Skotnicki, "Anomalous short channel effects in indium implanted nMOSFET's technology," in *Int. Electron Devices Meeting Tech. Dig.*, 1997, pp. 231–234.
- [17] G. F. Cerofolini, "Thermodynamic and kinetic properties of indium-implanted silicon," *Thin Solid Films*, vol. 101, pp. 263–268, 1983.
- [18] P. T. Lai, J. P. Xu, X. Zeng, and B. Y. Liu, "Interface-state-induced degradation of GIDL current in n-MOSFET's under hot-carrier stress," in *IEEE Hong Kong Electron Devices Meeting Dig.*, 1996, pp. 102–105.
- [19] P. T. Lai, J. P. Xu, H. B. Lo, and Y. C. Cheng, "Correlation between hot-carrier-induced interface states and GIDL current increase in n-MOSFET's," *IEEE Trans. Electron Devices*, vol. 45, pp. 521–528, Feb. 1998.



**Wen-Kuan Yeh** (M'00) was born in Hsin-Chu, Taiwan, R.O.C., in 1964. He received the B.S. degree in electronic engineering from Chung-Yuan Christian University, Chung-Li, Taiwan, in 1988, the M.S. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1990, and the Ph. D. degree in electronics engineering from National Chiao-Tung University, Hsin-Chu, Taiwan, in 1996.

From 1996 to 2000, he was with Unite Microelectronic Corporation, Technology and Process Development Division, as a Member of Research Staff, researching and developing logic, embedded DRAM, SOI, and 0.1- $\mu\text{m}$  transistor tech applications. He is currently an Associate Professor in the Electrical Engineering Department, National University of Kaohsiung, Taiwan. His recent work is in the field of SOI and RF devices.



**Yeau-Kuen Fang** received the B.S. and M.S. degrees in electronics engineering from National Chiao Tung University, Taiwan, R.O.C., in 1957 and 1959, respectively, and the Ph.D. degree in semiconductor engineering from the Department of Electrical and Computer Engineering, National Cheng Kung University, Taiwan, in 1981.

From 1960 to 1978, he was a Senior Designer and Research Engineer in the private sector. From 1978 to 1980, he was an Instructor, then became an Associate Professor in 1981 and a Professor in 1986 in the Department of Electrical and Computer Engineering, National Cheng Kung University.

Dr. Fang is a member of Phi Tau Phi.



**Mao-Cheih Chen** was born in Tainan Hsien, Taiwan, R.O.C., in 1939. He received the B.S. degree from National Taiwan University, Taipei, Taiwan, in 1961, the M.S. degree from National Chiao-Tung University, Hsinchu, Taiwan, in 1963, and the Ph.D. degree from Carnegie Mellon University, Pittsburgh, PA, in 1969, all in electrical engineering.

In 1969, he joined the General Motors Research Laboratories, Warren, MI, where his work was concerned with research and development of semiconductor devices. In 1973, he was appointed as a Professor at the Department of Material Science and Engineering, National Tsing Hua University. In 1974, he joined the faculty of the National Chiao-Tung University as a Professor in the Department of Electronics Engineering. He is presently interested in studies of the Cu/low-k interconnect problem (including Cu-CVD) as well as metal silicides and high-k dielectric relevant to VLSI application. He also served as a Visiting Scientist with the IBM T. J. Watson Research Center, Yorktown Heights, NY, from 1977 to 1978, and the Microelectronics Center of North Carolina, Research Triangle Park, from 1985 to 1986.