As⁺-Implanted AlGaAs Oxide-Confined VCSEL With Enhanced Oxidation Rate and High Performance Uniformity

Li-Hong Laih, H. C. Kuo, Gong-Ru Lin, Member, IEEE, Lih-Wen Laih, and S. C. Wang

Abstract—We report the utilization of an As⁺-implanted Al-GaAs region and regrowth method to enhance and control the wet thermal oxidation rate for 850-nm oxide-confined vertical-cavity surface-emitting laser (VCSEL). The oxidation rate of the As⁺-implanted device showed a four-fold increase over the nonimplanted one at the As⁺ dosage of 1×10^{16} cm⁻³ and the oxidation temperature of 400 °C. 50 side-by-side As⁺-implanted oxide-confined VCSELs fabricated using the method achieved very uniform performance with a deviation in threshold current of $\Delta I_{\rm th} \sim 0.2$ mA and slope-efficiency of Δ S.E. $\sim 3\%$.

Index Terms—As⁺-implanted, oxide-confined, vertical-cavity surface-emitting laser (VCSEL), wet-thermal oxidation.

I. INTRODUCTION

ERTICAL-CAVITY surface-emitting lasers (VCSELs) have emerged as the attractive light sources for various optoelectronic applications such as optical communications, which offer several advantages over edge-emitting semiconductor lasers, such as low divergence circular beam, low threshold current, the possibility of one- and two-dimensional array formation, and cost-effective wafer-scale fabrication, etc. Over the past few years, the oxide-confined VCSELs have been shown to exhibit excellent performances such as low threshold current, high wall-plug efficiency, and high frequency modulation capability [1]. Up until now, the optical-confinement method commonly used for the VCSEL is the selective wet-oxidation of AlGaAs layers with desired oxidized aperture circulating around the VCSEL [2]-[4]. Various reports have reported about the control of wet thermal oxidation rate [5]–[8]. However, such a thermal oxidation process has a relatively slow oxidation rate, which is also difficult to control and to achieve uniformity for large area wafer. To overcome this, Reese et al. [5] used the low-temperature-grown GaAs (LT-GaAs) layer below the oxidation layer to enhance the wet thermal oxidation rate, while a maximum oxidation rate of 1.4 μ m/min was achieved. The gallium vacancy $(V_{\rm Ga})$ defects left in LT-GaAs after annealing was considered to be responsible for the acceleration of the oxidation rate. However, the $V_{\rm Ga}$ density in the LT-GaAs is difficult to be precisely controlled due to the uncertainty in growth temperature of the LT-GaAs (well below the system limit). In addition, the poor quality of the LT-GaAs material could affect the device reliability and, thus, degrade the device uniformity of VCSELs. In addition, Yoshikawa et al. [7] demonstrated a self-stopping selective-oxidation process to control the oxide aperture, providing an controlled oxide aperture as small as about 3 μ m in diameter. Chavarkar et al. [8] studied the effect of antimony (Sb) composition on the oxidation mechanism of $AlAs_{1-x}Sb_x$ (x < 0.21) layers grown on GaAs substrate.

Not long ago, we have also demonstrated an alternative arsenic-rich GaAs material using arsenic-ion implanting technique, which exhibits almost identical properties to the LT-GaAs layer [5]-[7]. The advantages for preparation of arsenic-rich GaAs layer by ion-implantation is its flexibility in controlling the arsenic excess density and the associated arsenic antisite defect concentration by adjusting the implanting dosage [9]. Subpicosecond carrier lifetimes and picosecond photoconductive responses of GaAs: As⁺ comparable to that of LT-GaAs were also reported [10]. After annealing, the dense As precipitates within the implanted region introduces highly resistive electrical and ultrafast optoelectronic properties [11]. These make the GaAs: As⁺ a best candidate for electric-buffer layer with extremely low leakage current. In this letter, we report the use of selective As⁺-implanted buffer layer to enhance the oxidation rate of an AlGaAs layer grown upon the buffer layer. The mechanism for oxidation rate acceleration and aperture control of the AlGaAs layer grown on the As⁺-implanted buffer layer is interpreted. An array of 50 VCSELs fabricated with an oxidized AlGaAs layer of accelerated oxidation rate have been shown to achieve uniform performances.

II. DEVICE STRUCTURE AND FABRICATION

The cross-sectional schematic of As^+ -implanted oxide-confined VCSEL is shown in Fig. 1. The VCSEL epitaxial layers were grown on n^+ -type GaAs (100) 6° off toward with orientation of (110) substrate by a metal–organic chemical vapor deposition (MOCVD) system. The bottom distributed Bragg reflector (DBR) consists of 35-pairs of quarter wavelength-thick n-type (Si-doped) $\mathrm{Al}_{0.9}\mathrm{Ga}_{0.1}\mathrm{As}\mathrm{-Al}_{0.15}\mathrm{Ga}_{0.85}\mathrm{As}$. The active

Manuscript received July 17, 2003; revised February 20, 2004. This work was supported in part by the National Science Council, R.O.C., under Contracts NSC-91-2215-E-009-030 and MOC-X92022.

L.-H. Laih is with the Institute of Electro-Optical Engineering, National Chiao-Tung University and the Millennium Communication (M-Com) Co., Ltd., Hsinchu Hsien 303, Taiwan, R.O.C.

H. C. Kuo, G.-R. Lin, and S. C. Wang are with the Institute of Electro-Optical Engineering, National Chiao-Tung University, Hsinchu City 300, Taiwan, R.O.C. (e-mail: hckuo@faculty.nctu.edu.tw).

L.-W. Laih is with the Department of Electronic Engineering, Ching Yun University, Jung-Li 320, Taiwan, R.O.C.

Digital Object Identifier 10.1109/LPT.2004.827116




Fig. 1. Schematic of As+-implanted oxide-confined GaAs VCSEL.




Fig. 2. Nomarski microscopic photograph of the VCSEL containing oxided $Al_{0.98}Ga_{0.02}As$ layer after oxidation for 45 min.

region has three GaAs-AlGaAs quantum wells with peak gain at 850 nm. Afterwards, a partial top DBR structure with three pairs of p-type (C-doped) Al_{0.9}Ga_{0.1}As-Al_{0.15}Ga_{0.85}As was grown for As+-implantation. The aperture of As+-implantation is 13 \times 13 μ m², the dosage of As⁺ is varied from 1×10^{15} to 2×10^{16} cm⁻³, and the implanted energy is 100 KeV. After implantation, the sample was annealed at 700 °C for 2 h. Subsequently, 22 pairs of p-type (C-doped) Al_{0.9}Ga_{0.1}As-Al_{0.15}Ga_{0.85}As DBR structures with an oxidation layer of 30-nm Al_{0.98}Ga_{0.02}As were grown upon the As⁺-implanted AlGaAs layer. For comparison, a similar VCSEL wafer structure without As+ implanted buffer layer was also grown by MOCVD. Both MOCVD grown wafers with different structures were patterned by lithography and were mesa-etched down to n-DBR layer. Later on, both samples were oxidized in a N2-H2O atmosphere at various temperatures with an oxidation aperture of $13 \times 13 \,\mu\text{m}^2$. Finally, the p-type metal (Ti-Pt-Au) with a window aperture is $21 \times 21 \ \mu m^2$ and the n-type metal (Au-Ge-Ni-Au) contacts were deposited and annealed sequentially. The lateral oxidation width of the Al_{0.98}Ga_{0.02}As layer grown upon the As⁺-implanted, three periods of p-type Al_{0.9}Ga_{0.1}As-Al_{0.15}Ga_{0.85}As layers is determined using Nomarski microscopic photograph. It is seen that the color and the size of the region containing oxided Al_{0.98}Ga_{0.02}As layer are significantly changed after oxidation for 45 min, as shown in Fig. 2.

III. RESULTS AND DISCUSSIONS

The relationship between the oxidation rate at 400 °C and the $\mathrm{As^+}$ implantation dosages is depicted in Fig. 3. The oxidation rate shows a rapid increasing trend with the $\mathrm{As^+}$ dose, however, which is found to saturate at the dose beyond 1×10^{16} cm⁻³. The oxidation rate at the dosage higher than 1×10^{16} cm⁻³ saturates




Fig. 3. Relationship between the As⁺-implanted dose and the oxidation rate.

at a constant rate of about $0.5~\mu m/min$. Such an improvement in oxidation rate of the AlGaAs layer is mainly attributed to the enhancement in the removal of the products of the oxidation reaction, in particular, the As-containing materials by the underlying As⁺-implanted AlGaAs layer [5]. If removal of the As-containing products is a rate-limited process, the enhanced diffusivity of As-containing material results in an observed increase in the oxidation rate of the 30-nm Al_{0.98}Ga_{0.02}As layer. Moreover, the enhanced removal of As containing products could have important consequences for the quality of the oxide–semi-conductor interface [5].

Previous experiments revealed that the quality of the oxide-GaAs interface beneath the LT-GaAs layer can be dramatically improved [5], [12]. With the underlying arsenic-rich GaAs layer, the As precipitation phenomenon is less pronounced at the oxide-GaAs interface. The present hypothesis suggests that both the arsenic (or gallium) atoms have been diffused away from the vicinity of the oxide layer during oxidation. The LT-GaAs layer which contains high concentrations of As precipitates and $V_{\rm Ga}$ may provide an enhanced interdiffusion efficiency of the arsenic and/or gallium atoms in the AlGaAs layer. This eventually leads to the accelerated oxidation of AlGaAs layer and the improved oxide-GaAs interface quality. Since the faster oxidation rate of the AlGaAs layer is strongly correlated with the V_{Ga} density in the As⁺-implanted layer [5], [12], a further enhancement of oxidation speed due to the increasing of the defect density at higher implanted doses is, thus, expected. However, previous observations also imply a saturation of these defects at implanting dose beyond 10^{16} ions/cm².

The oxidation depth versus oxidation time for the VCSEL samples with As⁺-implantation of 2×10^{16} cm⁻³ and without implantation is shown Fig. 4. By measuring the oxidation depth from Nomarsky microscope photograph, most of the data at two different oxidation temperatures show approximately linear dependency. Nonetheless, the VCSEL sample with underlying As⁺-implanted layer exhibits a saturated oxidation depth beyond 40 μ m after oxidizing at 420 °C. Such a saturation in oxidation rate has indicated a diffusion-limited oxidation phenomenon [5]. After oxidizing at a temperature of 400 °C for




Fig. 4. Oxidation depth versus the oxidation time at $400\,^{\circ}$ C and $420\,^{\circ}$ C. The open markers and solid markers represent the samples with and without As⁺ implanted, respectively.




Fig. 5. L-I curves of 50 side-by-side As⁺ implanted oxide-confined GaAs VCSELs.

120 min, the lateral depths of the oxidized AlGaAs layer are 60 and 15 μ m for the VCSEL samples with and without an As⁺-implanted underlying layer, respectively. This corresponds to a four-fold increase in oxidation rate of the VCSEL with an As⁺-implanted underlying AlGaAs layer as compared to that of the nonimplanted one.

Fig. 5 shows the power–current (L-I) curves of 50 units of side-by-side VCSELs fabricated using the As⁺-implantation assistant wet-selective oxidation process. The dosage and energy of As⁺ implantation were 1×10^{16} cm⁻³ and 100 KeV, respectively. The oxidation temperature and time were 400 °C and 40 min. At the driving current of 20 mA, the average output power is about 5.5 mW, the threshold current of the VCSEL is 1.2 mA, and the slope efficiency (S.E.) is 34%. The variation of threshold current and S.E. are only 0.2 mA and 3%, respectively. These results indicate that the VCSELs with an As⁺-implanted underlying layer have a better control on the oxidation depth and aperture, which results in the VCSELs with nearly identical performances. Since the As⁺-implanted region has a faster oxidation rate than the nonimplanted region, when the oxidation proceeds close the designed aperture (nonimplanted region), the oxidation rate will significantly reduce and, hence, the tolerance of oxidation time can be released. This essentially reduces the processing failures occurring during oxidation and greatly improves the uniformity performance of the VCSELs.

With the adding of underlying AlGaAs: As⁺ layer, the increase in production yield and reduction in the fabrication cost of the VCSELs are straightforward.

IV. CONCLUSION

By adding an As⁺-implanted underlying AlGaAs layer and using the MOCVD regrowth method, we have successfully demonstrated the enhancement and precise control the wet thermal oxidation rate of the AlGaAs layer in the 850-nm oxide-confined VCSEL. With the As⁺ dosage of 1×10^{16} cm⁻³ and the oxidation temperature of 400 °C, our results reveal that the oxidation rate of the VCSELs with an As+-implanted underlying layer have a four-fold increase on the oxidation rate over the nonimplanted one. The testing on 50 units of side-by-side As⁺-implanted and oxide-confined VCSELs fabricated using the method shows high uniformity in their overall performances. The deviations in threshold current and slope-efficiency of these VCSELs are $\Delta I_{\rm th}/I_{\rm th} \sim 1.6\%$ and $\Delta S.E. \sim 3\%$. The application of As⁺-implanting technique in fabrication of the large-area VCSEL array has been demonstrated.

REFERENCES

- [1] N. Nishiyama, A. Mizutani, N. Hatori, M. Arai, F. Koyama, and K. Iga, "Single-transverse mode and stable-polarization operation under high-speed modulation of InGaAs-GaAs vertical-cavity surface-emitting laser grown on GaAs (311) B substrate," *IEEE Photon. Technol. Lett.*, vol. 10, pp. 1676–1678, Dec. 1998.
- [2] D. L. Huffaker, D. G. Deppe, K. Kumar, and T. J. Roger, "Native-oxide defined ring contact for low threshold vertical-cavity lasers," *Appl. Phys. Lett.*, vol. 65, pp. 97–99, 1994.
- [3] K. D. Choquette, K. L. Lear, R. P. Schneider Jr., K. M. Geib, J. J. Figiel, and R. Hull, "Fabrication and performance of selectively oxidized vertical-cavity lasers," *IEEE Photon. Technol. Lett.*, vol. 7, pp. 1237–1239, Nov. 1995.
- [4] K. D. Choquette, K. M. Geob, C. I. H. Ashby, R. D. Rwesten, O. Blum, H. Q. Hou, D. M. Follstaedt, B. E. Hammons, D. Mathes, and R. Hull, "Advances in selective wet oxidtion of AlGaAs alloys," *IEEE J. Select. Topics Quantum Electron.*, vol. 3, no. 3, pp. 916–926, 1997.
- [5] H. Reese, Y. J. Chiu, and E. Hu, "Low-temperature GaAs enhanced wet thermal oxidation of Al_{0.98}Ga_{0.02}As," *Appl. Phys. Lett.*, vol. 73, no. 18, pp. 2624–2626, 1998.
- [6] H. Q. Jia, H. Chen, W. C. Wang, W. X. Wang, W. Li, Q. Huang, and J. Zhou, "Improved thermal stability of wet-oxidived AlAs," *Appl. Phys. Lett.*, vol. 80, no. 6, pp. 974–976, 2002.
- [7] T. Yoshikawa, H. Saito, H. Kosaka, Y. Sugimoto, and K. Kasahara, "Self-stopping selective-oxidation process of AlAs," *Appl. Phys. Lett.*, vol. 72, no. 18, pp. 2310–2312, 1998.
- [8] P. Chavarkar, U. K. Mishra, S. K. Mathis, and J. S. Speck, "Effect of Sb composition on lateral rates in AlAs_{1-x}Sb," Appl. Phys. Lett., vol. 76, no. 10, pp. 1291–1293, 2000.
- [9] G.-R. Lin, W.-C. Chen, C.-S. Chang, and C.-L. Pan, "Electrical characterization of arsenic-ion-implanted semi-insulating gaas by current-voltage measurement," *Appl. Phys. Lett.*, vol. 65, no. 25, pp. 3272–3274, 1994.
- [10] F. Ganikhanov, G.-R. Lin, and C.-L. Pan, "Subpicosecond carrier lifetimes in arsenic-ion-implanted GaAs," *Appl. Phys. Lett.*, vol. 67, no. 23, pp. 3465–3467, 1995.
- [11] G.-R. Lin, W.-C. Chen, C.-S. Chang, S.-C. Chao, K.-H. Wu, T. M. Hsu, W. C. Lee, and C.-L. Pan, "Material and ultrafast optoelectronic properties of furnace-annealed arsenic-ion-implanted GaAs," *IEEE J. Quantum Electron.*, vol. 34, no. 9, pp. 1740–1748, Sept. 1998.
- [12] J. C. Ferrer, Z. Liliental-Weber, H. Resse, Y. J. Chiu, and E. Hu, "Improvement of the interface quality during thermal oxidation of Al_{0.98}Ga_{0.02}As layers due to the presence of low-temperature-grown GaAs," *Appl. Phys. Lett.*, vol. 77, no. 2, pp. 205–207, 2000.