

Fully Silicided NiSi and Germanided NiGe Dual Gates on SiO₂ n- and p-MOSFETs

D. S. Yu, C. H. Wu, C. H. Huang, Albert Chin, *Senior Member, IEEE*, W. J. Chen, Chunxiang Zhu, *Member, IEEE*, M. F. Li, *Senior Member, IEEE*, and Dim-Lee Kwong

Abstract—We have fabricated the fully silicided NiSi and germanided NiGe dual gates n- and p-MOSFETs on 1.9 nm thick SiO₂ gate dielectric. The extracted work functions of fully NiSi and NiGe gates from thickness-dependent flat band voltage were 4.55 and 5.2 eV respectively, which may provide possible wide work function tuning using NiSi_{1-x}Ge_x. In addition to the lower gate current than Al gate n- and p-MOSFETs, the fully silicided NiSi and germanided NiGe gates MOSFETs show electron and hole mobilities close to universal mobility values with special advantage of process compatible to current VLSI fabrication line.

Index Terms—MOSFET, NiGe, NiSi.

I. INTRODUCTION

TO CONTINUE the VLSI scaling trend, high- κ gate dielectrics [1]–[5] on strained Si [6] or Ge-on-insulator (GOI) [7] is required for advanced MOSFET. This is because the high- κ gate dielectrics can reduce equivalent-oxide-thickness (EOT) and the leakage current while the strained Si or GOI can effectively improve the mobility and transistor's drive current. To further improve the MOSFET performance, metal gate [2], [8]–[15] is highly required that can effectively reduce the EOT and increase the drive current similar to use high- κ gate dielectrics. Among various metal gates, the fully silicided gates [6], [11]–[15] have especial advantage of process compatible to current VLSI. In this paper, we have integrated fully silicided NiSi [12]–[15] and novel germanided NiGe dual gates on n- and p-MOSFETs with 1.9 nm thick SiO₂ gate dielectric. By comparing with other high temperature stable metal gates, the newly developed fully germanided NiGe gate has the same advantage as fully silicided NiSi of process compatibility to current VLSI but with higher work function of 5.2 eV than 4.55 eV of NiSi. The same 400 °C low temperature of NiGe germanidation with NiSi silicidation is also important to prevent metal diffusion through gate dielectric [15], [16]. The large work function difference can provide additional merit

Manuscript received August 1, 2003; revised September 11, 2003. This work was supported in part by the National Science Council of Taiwan, R.O.C., under Contract 92-2215-E-009-031. The review of this letter was arranged by Editor T.-J. King.

D. S. Yu, C. H. Wu, C. H. Huang, and A. Chin are with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. (e-mail: achin@cc.nctu.edu.tw).

W. J. Chen is with the Department of Mechanical Materials Engineering, National Yun-Lin Polytechnic Institute, Huwei, Taiwan, R.O.C.

C. Zhu and M. F. Li are with the Silicon Nano Device Lab, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260.

D.-L. Kwong is with the Department of Electrical and Computer Engineering, The University of Texas, Austin, TX 78752 USA.

Digital Object Identifier 10.1109/LED.2003.819274




Fig. 1. J_G-V_G and $J_G-(V_G-V_T)$ characteristics of NiSi/SiO₂, NiGe/SiO₂, and Al/SiO₂ MOSFETs measured under inversion. The oxide thickness is 1.9 nm.

of wide tuning range using NiSi_{1-x}Ge_x [17]. Good device performance of these dual gates on SiO₂ are evidenced from the lower gate leakage current than control Al gate and electron and hole mobilities close to universal mobility values.

II. EXPERIMENTAL

Standard 4-in p- and n-type Si wafers with resistivity 1 ~ 10 Ω -cm were used for respective n- and p-MOSFETs. After standard RCA clean, a 500 nm isolation SiO₂ was deposited on Si substrate. The source and drain region were implanted with 35 KeV Phosphorus or 25 KeV Boron for n- and p-MOSFETs respectively, followed by RTA activation. Then 1.9-nm thick SiO₂ gate dielectric was grown in dilute O₂ at 900 °C followed by dual silicided and germanided gates formation. The fully NiSi and NiGe gates were formed by depositing 15 nm amorphous Si or Ge on gate oxide, 15 nm Ni for both n- and p-devices, and followed by silicidation and germanidation at 400 °C RTA for 30 s [15]. The excess Ni on gate and source-drain areas was etched by HCl solution, but the excess Ni during NiSi or NiGe formation may diffuse through the ultra-thin gate oxide at higher RTA temperature. For comparison, Al metal gate devices were also fabricated. The fabricated fully silicided and germanided dual gates n- and p-MOSFETs were further characterized by capacitance–voltage (C–V) and current–voltage (I–V) measurements.

III. RESULTS AND DISCUSSION

Fig. 1 shows the comparison of gate dielectric leakage current of NiSi/SiO₂, NiGe/SiO₂ and Al/SiO₂ MOSFETs. The lower leakage current of fully NiSi/SiO₂ and NiGe/SiO₂ capacitors




Fig. 2. (a) Quasi-static and 100 MHz $C-V$ characteristics and (b) the V_{fb} versus SiO_2 thickness plot with fully NiSi, NiGe, and Al gates on SiO_2 gate dielectric n-MOSFETs. The gate length is $10\ \mu\text{m}$ and width is $100\ \mu\text{m}$.

than Al gate devices may be due to the larger work function than Al [14]. The higher leakage current, after re-plotting the J_G with $V_G - V_T$, may be due to the slight Ni diffusion [15], [16] to ultrathin 1.9 nm thick gate oxide. Further improvement may be expected using oxynitride and optimized the thermal cycle of source-drain contacts that is formed with gate at the same time. Therefore, the low silicidation and germanidation temperature for fully NiSi and NiGe gates are the important factor to preserve good gate dielectric integrity since the metal diffusion through gate dielectric increases exponentially with temperature.

We have further characterized the NiSi/ SiO_2 and NiGe/ SiO_2 capacitors. Fig. 2(a) shows $C-V$ characteristics of NiSi/ SiO_2 , NiGe/ SiO_2 , and Al/ SiO_2 n-MOSFETs. The same inversion and accumulation capacitance value indicates that the NiSi and NiGe gates are fully silicided or germanided without poly-Si depletion. An oxide thickness of 1.9 nm is obtained from the measured capacitance of NiSi/ SiO_2 , NiGe/ SiO_2 , and Al/ SiO_2 n-MOSFETs, while the shift of $C-V$ curves with different gate electrodes are due to different work function. The work function was further accurately determined from the flat band voltage (V_{fb}) as a function different SiO_2 thickness shown in Fig. 2(b). The extracted work function for NiSi and NiGe is 4.55 and 5.2 eV respectively, which may be due to different lattice constant measured by electron diffraction to give different electron filling level. It is important to note that wide V_{fb} tuning range is possible using $\text{NiSi}_{1-x}\text{Ge}_x$ [17] and the high work function for NiGe is required for high- κ gate dielectric [8].

Fig. 3(a) and (b) present the $I_D - V_D$ and $I_D - V_G$ characteristics of fully silicided NiSi/ SiO_2 , germanided NiGe/ SiO_2 , and




Fig. 3. (a) $I_D - V_D$ and (b) $I_D - V_G$ characteristics of SiO_2 gate dielectric n- and p-MOSFETs with fully NiSi, NiGe, and Al gates. The gate length is $10\ \mu\text{m}$. The V_t 's for Al, NiSi, and NiGe on SiO_2 /n-Si devices are -0.98 , -0.546 , and 0.06 V, while on SiO_2 /p-Si cases are 0.05 , 0.55 , and 1.10 V, respectively. The gate length is $10\ \mu\text{m}$ and width is $100\ \mu\text{m}$.

Al/ SiO_2 n- and p-MOSFETs. The nearly same $I_D - V_D$ values, as a function of $V_G - V_T$, of NiSi and NiGe with Al control MOSFETs indicates little device performance degradation using fully NiSi and NiGe gates. This result also suggests low metal diffusion into NiSi/ SiO_2 and NiGe/ SiO_2 interface [15], [16], which is due to the $400\ \text{C}$ low formation temperature even though excess Ni must be used to avoid un-reacted poly-Si or poly-Ge to cause poly depletion. The relatively high off-state current in n-MOSFET may be due to the insufficient implant annealing at $900\ \text{C}$ to give large drain leakage current. Further improvement is possible by raising the annealing temperature.

Fig. 4(a) and (b) show the extracted electron and hole mobilities versus gate electric field from measured $I_D - V_G$ curves of n- and p-MOSFETs, respectively. The peak electron mobilities of NiSi, NiGe, and Al gates are 412 , 416 , and $425\ \text{cm}^2/\text{V}\cdot\text{s}$, and the hole mobilities are 157 , 160 , and $165\ \text{cm}^2/\text{V}\cdot\text{s}$, respectively. In addition to close mobilities to Al gate control devices, close values of electron and hole mobility to universal mobility are also observed using fully NiSi and NiGe gates. This indicates the successful integration of fully silicided NiSi and germanided NiGe gates on SiO_2 MOSFETs with advantage of process compatible to current VLSI line.

IV. CONCLUSION

Good device performance of fully silicided NiSi/ SiO_2 and germanided NiGe/ SiO_2 n- and p-MOSFETs are demonstrated with electron and hole mobilities close to universal mobility




Fig. 4. Extracted (a) electron and (b) hole mobilities from I_D - V_G characteristics of SiO_2 gate dielectric n- and p-MOSFETs with fully NiSi, NiGe, and Al gates.

values. The fully silicided NiSi and germanided NiGe gates with large work function difference are promising for dual gate and work function engineering with process compatible to current VLSI line.

REFERENCES

[1] K. Onishi, C. S. Kang, R. Choi, H. J. Cho, S. Gopalan, R. Nieh, E. Dharmanarajan, and J. C. Lee, "Reliability characteristics, including NBTI, of polysilicon gate HfO_2 MOSFET's," *IEDM Tech. Dig.*, pp. 659–662, 2001.

[2] C. H. Lee, J. J. Lee, W. P. Bai, S. H. Bae, J. H. Sim, X. Lei, R. D. Clark, Y. Harada, M. Niwa, and D. L. Kwong, "Self-aligned ultra thin HfO_2 CMOS transistors with high quality CVD TaN gate electrode," in *Proc. Symp. VLSI Technology*, 2002, pp. 82–83.

[3] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high-k Al_2O_3 gate dielectric with good mobility and low D_{it} ," in *Proc. Symp. VLSI Technology*, 1999, pp. 135–136.

[4] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, "High quality La_2O_3 and Al_2O_3 gate dielectrics with equivalent oxide thickness 5–10Å," in *Proc. Symp. VLSI Technology*, 2000, pp. 16–17.

[5] A. Chin, C. S. Liang, C. Y. Lin, C. C. Wu, and J. Liu, "Strong and efficient light emission in ITO/ Al_2O_3 supralattice tunnel diode," in *IEDM Tech. Dig.*, 2001, pp. 171–174.

[6] Q. Xiang, J. S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, and M.-R. Lin, "Strained silicon NMOS with nickel-silicide metal gate," in *Proc. Symp. VLSI Technology*, 2003, pp. 103–104.

[7] C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, "Very low defects and high performance Ge-on-insulator p-MOSFET's with Al_2O_3 gate dielectrics," in *Proc. Symp. VLSI Technology*, 2003, pp. 119–120.

[8] Y. C. Yeo, P. Ranade, Q. Lu, R. Lin, T. J. King, and C. Hu, "Effects of high K dielectrics on the workfunctions of metal and silicon gates," in *Proc. Symp. VLSI Technology*, 2001, pp. 49–50.

[9] I. Polishchuk, P. Ranade, T. J. King, and C. Hu, "Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion," *IEEE Electron Device Lett.*, vol. 23, pp. 200–202, Apr. 2002.

[10] H. Zhong, S. N. Hong, Y. S. Suh, H. Lazar, G. Heuss, and V. Misra, "Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices," in *IEDM Tech. Dig.*, 2001, pp. 467–470.

[11] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi_2) polysilicon: A novel approach to very low-resistive gate ($\sim 2\Omega/\square$) without metal CMP nor etching," in *IEDM Tech. Dig.*, 2001, pp. 815–828.

[12] W. P. Maszara, Z. Krivokapic, P. King, J.-S. Goo, and M.-R. Lin, "Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, 2002, pp. 367–370.

[13] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B. A. Rainey, D. Fried, P. Cottrell, H.-S. P. Wong, M. Jeong, and W. Haensch, "Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation," in *IEDM Tech. Dig.*, 2002, pp. 247–250.

[14] Z. Krivokapic, W. Maszara, K. Achutan, P. King, J. Gray, M. Sidorow, E. Zhao, J. Zhang, J. Chan, A. Marathe, and M.-R. Lin, "Nickel silicide metal gate FDSOI devices with improved gate oxide leakage," in *IEDM Tech. Dig.*, 2002, pp. 271–274.

[15] C. Y. Lin, H. Y. Li, A. Chin, Y. C. Yeo, C. Zhu, M. F. Li, and D.-L. Kwong, "Fully silicided NiSi gate on La_2O_3 MOSFETs," *IEEE Electron Device Lett.*, vol. 24, pp. 348–350, May 2003.

[16] Y. H. Lin, F. M. Pan, Y. C. Liao, Y. C. Chen, I. J. Hsieh, and A. Chin, "The Cu contamination effect in oxynitride gate dielectrics," *J. Electrochem. Soc.*, vol. 148, no. 4, pp. G627–G629, 2001.

[17] C. Y. Lin, W. J. Chen, C. H. Lai, A. Chin, and J. Liu, "Formation of Ni germano-silicide on single crystalline $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$," *IEEE Electron Device Lett.*, vol. 23, pp. 464–466, Aug. 2002.