

## Growth of High-Quality Ge Epitaxial Layers on Si (100)

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2003 Jpn. J. Appl. Phys. 42 L517

(<http://iopscience.iop.org/1347-4065/42/5B/L517>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 28/04/2014 at 02:57

Please note that [terms and conditions apply](#).

## Growth of High-Quality Ge Epitaxial Layers on Si (100)

Guangli LUO\*, Tsung-Hsi YANG<sup>1</sup>, Edward Yi CHANG<sup>1</sup>, Chun-Yen CHANG<sup>2</sup> and Koung-An CHAO<sup>3</sup>

*Microelectronics and Information Systems Research Center, Room 414, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.*

<sup>1</sup>*Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.*

<sup>2</sup>*Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.*

<sup>3</sup>*Department of Physics, Lund University, S-223 62 Lund, Sweden*

(Received January 31, 2003; accepted for publication April 3, 2003)

A method of growing high-quality epitaxial Ge layers on a Si(100) substrate is reported. In this method, a 0.8  $\mu\text{m}$   $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer was first grown. Due to the large lattice mismatch between this layer and the Si substrate, many dislocations form near the interface and in the lower part of the  $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer. A 0.8  $\mu\text{m}$   $\text{Si}_{0.05}\text{Ge}_{0.95}$  layer and a 1.0  $\mu\text{m}$  top Ge layer were subsequently grown on the  $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer. The formed interfaces of  $\text{Si}_{0.05}\text{Ge}_{0.95}/\text{Si}_{0.1}\text{Ge}_{0.9}$  and  $\text{Ge}/\text{Si}_{0.05}\text{Ge}_{0.95}$  can bend and terminate the upward-propagated dislocations very effectively. The *in situ* annealing process was also performed for each individual layer. Experimental results show that the dislocation density in the top Ge layer can be greatly reduced, and the surface is very smooth, while the total thickness of the structure is only 2.6  $\mu\text{m}$ . [DOI: 10.1143/JJAP.42.L517]

KEYWORDS: Ge, SiGe, UHV/CVD, dislocation, heterostructure, TEM

Heterostructures of SiGe and Ge epitaxial layers on Si substrates have attracted considerable attention due to their potential device applications and compatibility with Si-based technology. In particular, strain-relaxed SiGe and Ge layers provide a virtual substrate for the growth of high-electron-mobility structures<sup>1,2)</sup> and for the integration of III-V devices on Si.<sup>3)</sup> In addition, the integration of Ge with Si is of much importance for the application of Ge photo-detectors.<sup>4)</sup> The major problems of these relaxed layers are the high density of threading dislocations and the high surface roughness arising from the 4.2% lattice mismatch between Ge and Si. Various growth techniques and treatments have been developed to solve these problems. It has been reported that the compositionally graded buffer (CGB) layers,<sup>5)</sup> low-temperature Si buffer layers,<sup>6)</sup> compliant silicon-on-insulator (SOI) substrate,<sup>7)</sup> two-step procedure,<sup>8)</sup> and selective area growth combined with thermal cycle annealing<sup>9)</sup> can be used to grow high-quality strain-relaxed SiGe and Ge layers. Among them, the CGB layers are the most practically and widely used ones today. However, the CGB layers still have two major challenges. First, these CGB layers often suffer from a thickness of approximately 10  $\mu\text{m}$  with a Ge composition ranging from zero to 1.0, which makes the integration of devices on the Si-based circuits difficult. Second, the CGB layers often exhibit a cross-hatch pattern, which makes the surfaces very rough.<sup>10)</sup>

In this letter, we report an alternative approach to obtaining a high-quality Ge layer. The total thickness of all epitaxial layers is only 2.6  $\mu\text{m}$ . The threading dislocation density in the top Ge layer can be reduced to approximately  $3 \times 10^6 \text{ cm}^{-2}$ . The Ge surface roughness is only 32  $\text{\AA}$ . The procedure mainly involves growing three epitaxial layers (see Fig. 1). The first layer is the  $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer, the second is the  $\text{Si}_{0.05}\text{Ge}_{0.95}$  layer, and the third is the Ge layer. After the growth of each individual layer, *in situ* 750°C annealing for 15 min was performed. Due to the large lattice mismatch at the interface between  $\text{Si}_{0.1}\text{Ge}_{0.9}$  and Si layers, many close small islands are formed during growth at low temperatures. As growth proceeded, these islands quickly coalesced into a continuous film.<sup>11)</sup> At the same time, many dislocations




Fig. 1. Mechanism of reducing threading dislocations.

generated and interacted with each other to form closed nonpropagating loops and networks near the interface. A small portion of the dislocations that did not have the chance to pair up continued to propagate upward. A similar technique has been widely used in growing highly mismatched heterostructures, for example, GaN on Sapphire.<sup>12)</sup> Due to the proper lattice mismatch strains at the upper interfaces of  $\text{Si}_{0.05}\text{Ge}_{0.95}/\text{Si}_{0.1}\text{Ge}_{0.9}$  and  $\text{Ge}/\text{Si}_{0.05}\text{Ge}_{0.95}$ , the upward-propagated dislocations can be bent sideward and terminated effectively. Details of the behavior of dislocations at the mismatched interfaces can be seen in refs. 13 and 14. Additionally, the thermal annealing process, which was performed after growing each individual layer, can further reduce dislocation density in the epitaxial layers. The mechanism of threading dislocation reduction employed in this work is shown schematically in Fig. 1.

Growth of SiGe and Ge layers was carried out using an ultra-high vacuum chemical vapor deposition (UHV/CVD) system with a base pressure of less than  $2 \times 10^{-8}$  Torr.<sup>15)</sup> First, a 4-inch Si(100) substrate wafer was cleaned by 10% HF dipping and high-temperature baking at 800°C in the growth chamber for 5 min. Then, a 0.8  $\mu\text{m}$   $\text{Si}_{0.1}\text{Ge}_{0.9}$ , a 0.8  $\mu\text{m}$   $\text{Si}_{0.05}\text{Ge}_{0.95}$ , and a 1.0  $\mu\text{m}$  Ge layer were grown at 400°C in sequence. Between successive layers, growth was interrupted for an *in situ* 15 min 750°C annealing. Transmission electron microscopy (TEM) was used to observe the thickness of the epitaxial layers and the dislocation distribution, and to estimate the threading dislocation density. The Ge surface morphology was analyzed by Nanoscope III atomic force microscopy (AFM) in the

\*E-mail address: luog1@faculty.nctu.edu.tw




Fig. 2. Cross-sectional TEM image of the epitaxial structure.

contact mode.

Figure 2 shows the cross-sectional TEM image of the sample. There are a large number of dislocations located near the  $\text{Si}_{0.1}\text{Ge}_{0.9}/\text{Si}$  interface and at the lower part of the  $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer. The upward propagated dislocations are bent sideward and terminated very effectively by the  $\text{Si}_{0.05}\text{Ge}_{0.95}/\text{Si}_{0.1}\text{Ge}_{0.9}$  and  $\text{Ge}/\text{Si}_{0.05}\text{Ge}_{0.95}$  interfaces. Almost no threading dislocation can propagate into the top Ge layer. The image shows that the total thickness of the three epitaxial layers is only approximately  $2.6\ \mu\text{m}$ , which is much smaller than that of CGB layers reported earlier. In this study, the Ge composition variation at the two strained interfaces is set at 0.05. We found that if the Ge composition variation is larger than 0.05, new dislocations will generate from the interfaces due to the relatively large lattice mismatch. On the contrary, if the Ge composition variation is less than 0.05, the mismatch strain formed at the interfaces is too small to terminate the dislocations effectively. The thickness of each SiGe layer in the sample may not be optimum. Further experiments are required to investigate the effects of changing the thickness.

A plan-view TEM image of the sample surface is shown in Fig. 3. There is no dislocation in this image. By analyzing several plan-view TEM images, the threading dislocation density is estimated to be about  $3 \times 10^6\ \text{cm}^{-2}$ .



Fig. 3. Plan-view TEM image of the top Ge layer.




Fig. 4. AFM image of the surface of the top Ge layer.

The surface roughness was measured by AFM (see Fig. 4). No cross-hatch pattern was observed. The root mean square (RMS) of the surface is only  $32\ \text{\AA}$ , which is also much smaller than that of the CGB layers reported earlier. This smooth surface is useful for fabrication of devices and growth of III-V materials.

In summary, we have designed a method of growing high-quality Ge epitaxial layers on a Si substrate. The method mainly involves: (1) growth of three layers consisting of a  $0.8\ \mu\text{m}$   $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer, a  $0.8\ \mu\text{m}$   $\text{Si}_{0.05}\text{Ge}_{0.95}$  layer, and a  $1.0\ \mu\text{m}$  top Ge layer, and (2) *in situ*  $750^\circ\text{C}$  annealing for 15 min performed on each individual layer. By this procedure, many dislocations were formed at the  $\text{Si}_{0.1}\text{Ge}_{0.9}/\text{Si}$  interface and at the lower part of the  $\text{Si}_{0.1}\text{Ge}_{0.9}$  layer. Moreover, the upward propagated dislocations can be bent and terminated effectively by the interfaces of  $\text{Si}_{0.05}\text{Ge}_{0.95}/\text{Si}_{0.1}\text{Ge}_{0.9}$  and  $\text{Ge}/\text{Si}_{0.05}\text{Ge}_{0.95}$ . The top Ge layer exhibits a low threading dislocation density and a smooth surface, while the total thickness of the epitaxial structure is relatively small. It is shown that this method is very practical for growing of high-quality Ge epitaxial layers on Si substrates.

The authors would like to thank Mr. S. L. Hsu of the National Nano Device Laboratories, Taiwan, R.O.C for the TEM sample preparation and measurements.

- 1) K. Ismail, F. K. LeGoues, K. L. Saenger, M. Arafa, J. O. Chu, P. M. Mooney and B. S. Meyerson: *Phys. Rev. Lett.* **73** (1994) 3447.
- 2) M. L. Lee, C. W. Leitz, Z. Cheng, A. J. Pitera, T. Langdo, M. T. Currie, G. Taraschi and E. A. Fitzgerald: *Appl. Phys. Lett.* **79** (2001) 3344.
- 3) J. A. Carlin, S. A. Ringel, E. A. Fitzgerald, M. Bulsara and B. M. Keyes: *Appl. Phys. Lett.* **76** (2000) 1884.
- 4) L. Colace, G. Masini, F. Galluzzi, G. Assanto, G. Capellini, L. Di Gaspare, E. Palange and F. Evangelisti: *Appl. Phys. Lett.* **72** (1998) 3175.
- 5) S. B. Samavedam and E. A. Fitzgerald: *J. Appl. Phys.* **81** (1997) 3108.
- 6) C. S. Peng, H. Chen, Z. Y. Zhao, J. H. Li, D. Y. Dai, Q. Huang, J. M. Zhou, Y. H. Zhang, C. H. Tung, T. T. Sheng and J. Wang: *J. Cryst. Growth* **201** (1999) 530.
- 7) Y. H. Luo, J. L. Liu, G. Jin, J. Wan, K. L. Wang, C. D. Moore, M. S. Goorsky, C. Chih and K. N. Tu: *Appl. Phys. Lett.* **78** (2001) 1219.
- 8) A. Sakai, K. Sugimoto, T. Yamamoto, M. Okada, H. Ikeda, Y. Yasuda and S. Zaima: *Appl. Phys. Lett.* **79** (2001) 3398.
- 9) H. C. Luan, D. R. Lim, K. K. Lee, K. M. Chen, J. G. Sandland, K. Wada and L. C. Kimerling: *Appl. Phys. Lett.* **75** (1999) 2909.
- 10) S. Yu. Shiryayev, F. Jenson and J. W. Peterson: *Appl. Phys. Lett.* **64**

- (1994) 3305.
- 11) P. Sheldon, B. G. Yacobi, K. M. Jones and D. J. Dunlavy: *J. Appl. Phys.* **58** (1985) 4186.
  - 12) H. Amano, N. Sawaki, I. Akasaki and Y. Toyoda: *Appl. Phys. Lett.* **48** (1986) 353.
  - 13) H. Beneking: *Crystal Properties & Preparation* **31** (1991) 21.
  - 14) G. R. Booker, J. M. Titchmarsh, J. Fletcher, D. B. Darby, M. Hockly and M. Al-Jassim: *J. Cryst. Growth* **45** (1978) 407.
  - 15) W. C. Tsai, C. Y. Chang, T. G. Jung, T. S. Liou, G. W. Huang, T. C. Chang, L. P. Chen and H. C. Lin: *Appl. Phys. Lett.* **67** (1995) 1092.