Substrate Bias Dependence of Breakdown Progression in Ultrathin Oxide pMOSFETs

C. W. Tsai*, Student Member, IEEE*, M. C. Chen*, Student Member, IEEE*, S. H. Gu*, Student Member, IEEE*, and Tahui Wang*, Senior Member, IEEE*

*Abstract—***Negative substrate bias-enhanced oxide breakdown (BD) progression in ultrathin oxide (1.4 nm) pMOS is observed. The enhanced progression is attributed to the increase of holestress current resulting from BD-induced, channel-carrier heating. The carrier temperature extracted from the spectral distribution of hot-carrier luminescence is around 1300 K. The substrate bias dependence of post-BD hole-tunneling current is confirmed from measurement and calculation. The observed phenomenon is particularly significant to ultrathin gate oxide reliability in floating substrate (SOI) and forward-biased substrate devices.**

*Index Terms—***Breakdown (BD) progression, carrier temperature, substrate bias, ultrathin oxide pMOS.**

I. INTRODUCTION

GRATE-oxide breakdown (BD) has been considered as
one of the most critical reliability issues for aggressive
continued on the linear contract of the property of the property of the property
of the property of the property scaling of oxide thickness. In ultrathin oxide devices, oxide BD is evolved in a progressive way and the oxide leakage current increases slowly with stress time [1]–[3]. Previous study has shown that a small increase in gate leakage due to oxide BD is considered to be nondestructive for circuit operation [4]. The oxide failure time is thus determined by BD hardness involved in a progressive process, or in other words, by BD evolution rate.

A forward-substrate bias (V_b) is sometimes employed in certain analog and digital MOS circuits to achieve improved device characteristics [5]. In addition, the floating body configuration of partially depleted floating substrate (SOI) CMOS will result in a nonzero body voltage due to various body-charging mechanisms [6], [7]. Although the dependence of oxide BD on V_h has been widely explored [8], [9], a forward V_b effect on the evolution of oxide BD is rarely investigated.

In this work, we observe for the first time that oxide BD progression in a 1.4-nm oxide pMOS exhibits distinct V_b dependence. The devices were stressed at a high gate voltage (V_q = -3.5 V) until the onset of BD ($t_{\rm BD}$), and then the devices were subjected to a lower gate voltage stress ($V_g = -3.0$ V) with different substrate bias to study the evolution of oxide BD. The Weibull distribution of oxide failure time (t_{fail}) for different stress V_b is shown in Fig. 1 by assuming that oxide failure is defined as ten times increase in gate current. Apparently, a for-

The authors are with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. (e-mail:twang@cc.nctu.edu. tw).

Digital Object Identifier 10.1109/LED.2003.810890

 V_b = -0.5V Cumulative Failure $V_b = 0V$ $V_b = 0.5V$ $ln(-ln(1-F))$ t_{OX} =1.4 nm 100 1000 10000

Fig. 1. Weibull plot of oxide failure time (t_{fail}) for a 1.4-nm oxide pMOS. **t**_{fail} **t**_{BD} (sec.)
Fig. 1. Weibull plot of oxide failure time (t_{fail}) for a 1.4-nm oxide pMOS.
Stress V_g is -3 V and V_b is -0.5 , 0, and 0.5 V. The t_{fail} is defined as an increase of gate current by ten times. The device area is $2 \times 2 \mu$ m.

Fig. 2. Charge separation measurement result of electron current (I_b) and hole current (I_{sd}) versus substrate bias. The inset shows the electron and hole current flows at a negative gate bias. In measurement, source, drain, and substrate are grounded, and the gate voltage is -1.5 V. The hole-tunneling current is measured at the source, and the drain and the electron current is measured at the substrate.

ward V_b aggravates BD evolution, and the responsible mechanism will be discussed.

II. MECHANISM FOR ENHANCED BD PROGRESSION

To investigate the role of V_b in BD evolution, we analyze the polarity of stress-gate current first by using charge-separation measurement. The gate current in an ultrathin oxide (1.4 nm) pMOS is found to have comparable electron (I_b) and hole (I_{sd}) components at a negative gate bias. Fig. 2 shows that the dominant component after t_{BD} is the hole current. Unlike I_b and I_{sd} in a fresh device, the post- t_{BD} hole current increases significantly with a negative V_b . By comparing the V_b dependence of

Manuscript received January 10, 2003. This work was supported by yhe Nationa Council of Taiwan, R.O.C., under Grant NSC 90-2215-E009-069 and from UMC, Taiwan (89C189). The review of this letter was arranged by Editor B. Yu.

Fig. 3. Measured spectral distribution of light emission (I_L) after oxide breakdown. The dashed line represents the Boltzmann tail with a carrier **Photon energy**
Fig. 3. Measured spectral distribution of light
breakdown. The dashed line represents the Bo
temperature of 1300 K. $V_g = -2.5$ V.

post- t_{BD} I_b and I_{sd} , we exclude the possibility that the V_b dependence of the post- t_{BD} hole current is caused by the change of effective gate-to-channel bias in the BD spot [2] resulting from V_b modulated channel resistance. Otherwise, the post- t_{BD} electron tunneling current (I_b) should exhibit the same V_b dependence. Furthermore, substrate impact ionization [9] and negative bias temperature instability (NBTI) effects are also excluded, since the trend of the V_b dependence is opposite.

Fig. 3 shows the measured spectral distribution of hot carrier light emission after t_{BD} . The measurement is performed with a Hamamatsu C3230 single photon counting system. The photon number at different wavelengths is counted individually. The measurement result is then corrected for the wavelength dependence of the filter transmittance. The pre- $t_{\rm BD}$ light emission is negligible and is not shown here. The extracted carrier temperature from the high-energy tail of the spectrum is around 1300 K. There are two theories to explain the rise of carrier temperature after BD [10], [11]. First, based on the model proposed in [10], the gate voltage will penetrate into the substrate after BD and cause lateral field heating of channel carriers. This mechanism is unlikely here because the post- $t_{BD} I_b$ does not exhibit V_b dependence, as pointed out earlier. The second explanation is that high-dissipated energy, released by valence electrons (I_b) from the gate through the BD path, will locally produce a temperature rise of holes in the channel [11].

III. SIMULATION OF HOLE-TUNNELING CURRENT

To show that the rise of hole temperature may account for the V_b dependence of post- t_{BD} I_{sd} , we calculate the hole-tunneling current from $T = 300$ to 1300 K. In our calculation, we solved the coupled Poisson and Schrodinger equation to obtain the valence band diagram. A single band effective mass approximation is used. The hole direct-tunneling current can be calculated through the Tsu Esaki equation [12]. See (1), shown at the bottom of the page, where m^* is the hole effective mass in Si, E_f ($E_{f'}$) denotes the Fermi energy in the channel (p^+ -poly), E_n stands for the *n*th subband energy, and D_n is the hole tunneling probability. Other variables have their usual definitions.

conu.	channel noie dist. (%)			
	300K		1300K	
sub- band	$V_{h} = -0.3$	$V_{h} = 2$	$V_{h} = -0.3$	$V_b = 2$
1st	98	99.9	62.7	81.3
2nd	1.9	0.1	13.8	13.1
3rd	0.1	0	6	3.5
(b				

Fig. 4. (a) Simulated substrate bias effect on hole-tunneling current for different hole temperatures. The hole current is normalized to its value at $V_b =$ 0:5 V. (b) Distribution of channel holes in the lowest three subbands. The gate Fig. 4. (a) Simulated substrate bias effect on hole-tunneling current for different hole temperatures. The hole current is normalized to its value at $V_b = 0.5$ V. (b) Distribution of channel holes in the lowest three subb $0.67m_o$, $m^*(SiO_2) = 0.55m_o$, ϕ_h (hole barrier height at SiO₂ interface) = 4.25 eV, $t_{\text{ox}} = 1.4$ nm, and N_B (substrate doping) = 1×10^{18} cm⁻³. The density of states mass $m^*(Si)$ is treated as a fitting parameter.

It should be emphasized that it is not our intention here to calculate detailed charge transport in the BD path since the effective oxide thickness after t_{BD} is not known. Instead, our purpose is to investigate the influence of hole temperature on hole distribution in subbands and corresponding V_b effect on hole-tunneling current. Therefore, the simple Wentzel–Kramers–Brillouin (WKB) formula for direct tunneling is employed. Our result in Fig. 4(a) clearly shows that the hole-tunneling current exhibits larger V_b dependence at a higher temperature. The simulation can well interpret the measured V_b dependence of post- $t_{\text{BD}} I_{\text{sd}}$ by simply using an elevated hole temperature. To further explain the temperature effect on the V_b dependence, the distribution of channel holes in the lowest three subbands is given in Fig. 4(b). Before $t_{\rm BD}$, hole temperature is 300 K. Most of inversion holes reside in the first subband, regardless of V_b , for example, 99.9% at $V_b = 2$ V versus 98% at $V_b = -0.3$ V. In other words, the V_b effect on hole-tunneling current is small at 300 K. After t_{BD} , the hole temperature is increased. For $V_b = 2$ V, since the substrate confinement field is large, a large part of holes (81%) still stay in the first subband, although the hole temperature is rather high (1300 K), but for $V_b = -0.3$ V, the confinement substrate field is small, and a large portion of holes are thermally excited to higher sub-bands, where the oxide tunneling probability is large.

$$
I_{\rm sd} = qm^* \left(\frac{1}{2\pi^2 \hbar^3}\right) k_B T \sum_n D_n \left\{ \ln \left(1 + \exp\left(\frac{(E_n - E_f)}{(k_B T)}\right)\right) - \ln \left(1 + \exp\left(\frac{(E_n - E_{f'})}{(k_B T)}\right)\right) \right\}
$$
(1)

A larger hole-tunneling current is obtained. Thus, the substrate bias effect on hole-tunneling current becomes more significant at a higher hole temperature.

IV. CONCLUSION

BD evolution in ultrathin oxide pMOS is aggravated by a forward-substrate bias. Numerical analysis shows that the enhanced BD evolution can be explained by a rise of substrate hole temperature and thus increased hole stress current. The accelerated BD evolution has large impact on circuit lifetime in forward-biased substrate or SOI devices.

REFERENCES

- [1] B. E. Weir, P. J. Silverman, D. Monroe, K. S. Krisch, M. A. Alam, G. B. Alers, T. W. Sorsch, G. L. Timp, F. Baumann, C. T. Liu, Y. Ma, and D. Hwang, "Ultra-thin gate dielectrics: They break down, but do they fail?," in *IEDM Tech. Dig.*, 1997, pp. 73–66.
- [2] B. P. Linder, S. Lombardo, J. Stathis, A. Vayshenker, and D. Frank, "Voltage dependence of hard breakdown growth and the reliability implication in thin dielectrics," *IEEE Electron Device Lett.*, vol. 23, pp. 661–663, Nov. 2002.
- [3] F. Monsieur, E. Vincent, D. Roy, S. Bruyere, J. C. Vildeuil, G. Pananakakis, and G. Ghibaudo, "A thorough investigation of progressive breakdown inultrathin oxides. Physical understanding and application for industrial reliability assessment," in *Proc. Int. Reliab. Phys. Symp.*, 2002, pp. 45–54.
- [4] B. Kaczer, R. Degraeve, G. Groeseneken, M. Rasras, S. Kubicek, E. Vandamme, and G. Badenes, "Impact of MOSFET oxide breakdown on digital circuit operation and reliability," in *IEDM Tech. Dig.*, 2000, pp. 553–556.
- [5] J. A. Babcock, P. Francis, H. Haggag, J. Darmawan, T. W. Lee, P. Lindorfer, C. Olgaard, R. B. Merrill, and D. K. Schroder, "Effect of body-tosource bias on the analog characteristics of 0.35 μ m partially depleted SOI CMOS for low-voltage low-power mixed-mode applications," in *Proc. IEEE Int. SOI Conf.*, 1998, pp. 25–26.
- [6] M. C. Chen, C. W. Tsai, S. H. Gu, T. Wang, S. H. Lu, S. W. Lin, G. S. Yang, J. K. Chen, S. C. Chien, Y. T. Loh, and F. T. Liu, "Soft breakdown enhanced hysteresis effects inultrathin oxide SOI nMOSFET's," in *Proc. Int. Reliab. Phys. Symp.*, 2002, pp. 404–408.
- [7] S. K. H. Fung, N. Zamdmer, P. J. Oldiges, J. Sleight, A. Mocuta, M. Sherony, S. H. Lo, R. Joshi, C. T. Chuang, I. Yang, S. Crowder, T. C. Chen, F. Assaderaghi, and G. Shahidi, "Controlling floating-body effects for 0.13 μ m and 0.10 μ m SOI CMOS," in *IEDM Tech. Dig.*, 2000, pp. 231–234.
- [8] M. A. Alam, J. Bude, D. Monroe, P. Silverman, and B. Weir, "Explanation of soft and hard breakdown and its consequences for area scaling," in *IEDM Tech. Dig.*, 1999, pp. 449–452.
- [9] J. D. Bude, B. E. Weir, and P. E. Silverman, "Explanation of stressinduced damage in thin oxides," in *IEDM Tech. Dig.*, 1998, pp. 179–182.
- [10] M. Rasras, I. De Wolf, G. Groeseneken, R. Degraeve, and H. E. Maes, "Substrate hole current origin after oxide breakdown," in *IEDM Tech. Dig.*, 2000, pp. 537–540.
- [11] S. Lombardo, A. La Magna, C. Spinella, C. Gerardi, and F. Crupi, "Degradation and hard breakdown transient of thin gate oxides in metal-SiO₂-Si capacitors: Dependence on oxide thickness," *J. Appl. Phys.*, vol. 86, pp. 6382–6391, 1999.
- [12] R. Tsu and L. Esaki, "Tunneling in a finite superlattice," *Appl. Phys. Lett.*, vol. 22, pp. 562–564, 1973.