# Substrate-Triggered SCR Device for On-Chip ESD Protection in Fully Silicided Sub-0.25- $\mu$ m CMOS Process

Ming-Dou Ker*, Senior Member, IEEE,* and Kuo-Chun Hsu*, Student Member, IEEE*

*Abstract—***The turn-on mechanism of a silicon-controlled rectifier (SCR) device is essentially a current triggering event. While a current is applied to the base or substrate of the SCR device, it can be quickly triggered into its latching state. In this paper, a novel design concept to turn on the SCR device by applying the substrate-triggered technique is first proposed for effective on-chip electrostatic discharge (ESD) protection. This novel substrate-triggered SCR device has the advantages of controllable switching voltage and adjustable holding voltage and is compatible with general CMOS processes without extra process modification such as the silicide-blocking mask and ESD implantation. Moreover, the substrate-triggered SCR devices can be stacked in ESD protection circuits to avoid the transient-induced latch-up issue. The turn-on time of the proposed substrate-triggered SCR devices can be reduced from 27.4 to 7.8 ns by the substrate-triggering technique. The substrate-triggered SCR device with a small active** area of only 20  $\mu$ m  $\times$  20  $\mu$ m can sustain the HBM ESD stress of 6.5 kV in a fully silicided  $0.25 - \mu$ m CMOS process.

*Index Terms—***Electrostatic discharge (ESD), ESD protection circuit, silicon controlled rectifier (SCR), substrate-triggered technique.**

#### I. INTRODUCTION

**ELECTROSTATIC** discharge (ESD) failure has become a<br>main reliability concern in ULSI products, especially in<br>the seeled down CMOS technologies. To provide whole phin the scaled-down CMOS technologies. To provide whole-chip ESD protection for CMOS ICs, the on-chip ESD protection circuits have to be placed around the input, output, and power pads. The lateral silicon-controlled rectifier (LSCR) device was therefore used in the input (or output) ESD protection circuits to protect the CMOS IC against ESD damage [1]–[6]. Due to the low holding voltage (*Vhold*, about  $\sim$ 1 V in general CMOS processes) of the SCR device, the power dissipation (power  $\cong$  $I_{\text{ESD}} \times Vhold$  located on the SCR device during ESD stress is less than that located on other ESD protection devices (such as the diode, MOS, BJT, or field-oxide device). So, the SCR device can sustain a much higher ESD level within a smaller layout area in CMOS ICs. However, the SCR device still has a higher switching voltage  $({\sim}20 \text{ V})$  in subquarter-micrometer CMOS technology, which is generally greater than the gate-

The authors are with the Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. (e-mail: mdker@ieee.org).

Digital Object Identifier 10.1109/TED.2003.809028

oxide breakdown voltage of the input stages. Therefore, the SCR device needs the additional secondary protection circuit to perform the overall ESD protection function [2]. To provide more effective on-chip ESD protection, the modified lateral SCR (MLSCR) [3] and the low-voltage-trigger SCR (LVTSCR) [4], [5] were invented to reduce the switching voltage of the SCR device. Moreover, some advanced circuit techniques were also reported to enhance the turn-on speed of ESD protection devices, such as the gate-coupled technique [6], the substrate-triggered technique [7], [8], and the GGNMOS-triggered technique [9].

In this paper, the novel substrate-triggered SCR (STSCR) device having the ability of controllable switching voltage is proposed, which is compatible with general CMOS processes without extra process modification. Furthermore, the STSCR devices in stacked configuration have the advantage of adjustable holding voltage, so the ESD protection circuit with stacked STSCR devices can be designed free of the latch-up issue. Such stacked STSCR devices are designed to be kept off during the normal circuit operating conditions and to be quickly triggered on by a substrate-triggered technique during the ESD zapping conditions. The on-chip ESD protection circuits designed with such stacked STSCR devices for input pads, output pads, and power rails have been successfully verified in a  $0.25$ - $\mu$ m salicided CMOS process [10].

#### II. NOVEL STSCR DEVICE

The switching voltage of an LVTSCR device [4] relies on the drain breakdown voltage of the inserted NMOS, which is about  $\sim$ 8 V in the 0.25- $\mu$ m CMOS process. Under ESD stress, the LVTSCR is triggered on by the current generated from the drain avalanche breakdown of the inserted NMOS. On the moment of ESD energy discharging, some electrons or holes from the ESD current of several amperes near the drain side might be injected into the gate oxide of the NMOS [11], [12]. Therefore, for LVTSCRs, the issue that ESD charges may be injected into the thinner gate oxide of the inserted NMOS in subquarter-micrometer CMOS processes must be well controlled.

Based on the above discussion, the ESD protection circuits designed with a LVTSCR might have the reliability issue if the ESD event is frequent and the gate oxide becomes much thinner. In this work, the STSCR device with lower switching voltage and higher ESD robustness is proposed, which has no gate-oxide reliability issue under low-level ESD zaps. The device structure of the proposed STSCR device is shown in Fig. 1, where the

Manuscript received July 10, 2002; revised October 28, 2002. This work was supported by the National Science Council, Taiwan, and supported in part by United Microelectronics Corporation (UMC), Hsinchu, Taiwan. The review of this paper was arranged by Editor C.-Y. Lu.



Fig. 1. Device structure of the proposed STSCR device.

SCR current paths are indicated by the dashed lines. As compared to the traditional LSCR device structure [1], the extra P diffusions are inserted into the STSCR device structure. The inserted  $P+$  diffusions are connected out as the trigger node of the STSCR device. When a trigger current is applied into this trigger node, the STSCR will be triggered into its latching state. The additional N-well regions under the cathode  $(N +$  diffusion) of the STSCR device is used to further enhance the turn-on speed of the STSCR for more effective ESD protection, because they increase the equivalent substrate resistance  $(Rsub)$ .

Such an STSCR device has been fabricated in a  $0.25 \text{-} \mu \text{m}$ salicided CMOS process. The  $I-V$  curves of the STSCR device under various substrate-triggered currents are measured and shown in Fig. 2(a). The experimental setup to measure  $I-V$ characteristics of the STSCR device is inserted into Fig. 2(a). When the STSCR device has no substrate-triggered current  $(Ibias = 0)$ , the STSCR is essentially triggered on by junction avalanche breakdown between its N-well and P-substrate. In Fig. 2(a), the switching voltage of the fabricated STSCR device is as high as 22 V, when the substrate-triggered current is zero. However, the switching voltage is reduced to only 9 V, when the substrate-triggered current is 5 mA. Moreover, the switching voltage is reduced to only 1.85 V, when the substrate-triggered current is increased to 8 mA. The dependence of the switching voltage of the STSCR device on the substrate-triggered current or the substrate bias voltage is shown in Fig. 2(b). The higher substrate-triggered current or substrate bias voltage leads to a much lower switching voltage in the STSCR device. ESD protection devices with low switching voltage can be turned on more quickly to discharge ESD energy and to provide more effective protection for internal circuits.

Another issue of using the SCR device as the ESD protection device is the transient-induced latch-up concern [13], when the IC is operating under normal circuit operation. As a result, the total holding voltage of the ESD protection circuit with SCR devices must be designed to be greater than the maximum voltage level of  $V_{DD}$  to avoid the latch-up issue. This can be achieved by stacking the STSCR devices in the ESD protection circuits. The measured  $I-V$  curves of two STSCR devices in stacked configuration, which is marked as 2STSCR, under different temperatures are shown in Fig. 3(a). The insert in Fig. 3(a) is the en-



Fig. 2. (a) Measured  $I-V$  curves of the STSCR device under different substrate-triggered currents. (b) The dependence of the switching voltage of the STSCR on the substrate-triggered current and/or the substrate bias voltage in the STSCR device.

larged view around the holding point. The total holding voltage has a bit of degradation when the temperature is increased, because the current gain  $(\beta)$  of the parasitic bipolar transistor in the SCR device is increased with the increase of temperature. The holding voltages of 2STSCR, for example, are 2.9, 2.7, and



Fig. 3. (a) Measured  $I-V$  curves of two STSCR devices in stacked configuration (2STSCR) at different temperatures. (b) The relation between the holding voltage and the operating temperature under different numbers of stacked STSCR devices.

2.5 V at temperatures of  $25^\circ$ ,  $75^\circ$ , and  $125^\circ$ C, respectively. The total holding voltage, however, can be still raised up by increasing the number of the STSCR devices in the stacked configuration. The measured results of the dependence of holding voltage on temperature in the stacked STSCR devices are summarized in Fig. 3(b). The holding voltages of 1STSCR, 2STSCR, and 3STSCR at a temperature of  $25^{\circ}$ C are 1.4, 2.9, and 4.4 V, respectively. Although the STSCR devices in stacked configuration have increased switching voltage, such stacked STSCR devices can still be quickly triggered on to provide effective ESD protection, if the substrate-triggered current can be simultaneously applied to the trigger nodes of the stacked STSCR devices.

To investigate the characteristics of the stacked STSCR devices, the measured  $I-V$  curves are depicted in Fig. 4 and the measurement setup is also shown in the insert of Fig. 4. If a 3.5-V voltage bias is simultaneously applied to the trigger nodes of two STSCR devices, the switching voltage of 2STSCR is reduced to  $\sim$  5 V in Fig. 4. Hence, the stacked STSCR configuration can be still turned on quickly if there is a suitable substrate bias. The diodes,  $Db1 \sim Db2$ , in the insert of Fig. 4 are used to block the current flowing through the metal connected among



Fig. 4. Measured I–V curves of the two STSCR devices in stacked configuration (2STSCR) when the substrate bias voltages are applied to the trigger nodes.

the trigger nodes of the stacked STSCR devices. Without the blocking diodes, the accumulative property in holding voltage for the stacked STSCR configuration does not exist.

## III. ON-CHIP ESD PROTECTION CIRCUITS WITH STSCR DEVICES

### *A. ESD Protection Circuit for the Input/Output Pads*

The ESD protection circuits for input and output pads, realized with the stacked STSCR devices and ESD-detection circuit, are shown in Fig. 5(a) and (b), respectively. All the p-trigger nodes of the stacked STSCR devices are connected to the output node of the ESD-detection circuit, which is formed with an  $RC$ and an inverter, through the blocking diodes. The input node of the inverter is connected to  $V_{DD}$  through the resistor  $R$ . The resistor  $R$  is better realized by using the diffusion resistance for the concern of antenna effect [14]. A capacitor  $C$  is placed between the input node of the inverter and  $V_{SS}$ . This capacitor can be formed by the parasitic capacitance at the input node of the inverter. Under normal circuit operating conditions with  $V_{DD}$ and  $V_{SS}$  power supplies, the input voltage of the inverter is kept at  $V_{DD}$ . Therefore, the output voltage of the inverter is biased at  $V_{SS}$  due to the turn-on of NMOS in the inverter. The p-trigger nodes of the stacked STSCR devices are biased at  $V_{SS}$  by the output voltage of the inverter, so the stacked STSCR devices are guaranteed to be kept off under the normal circuit operating conditions. When a positive-to- $V_{SS}$  ESD stress is zapping on the pad, the input voltage of the inverter is initially kept at zero and the inverter is biased by the ESD energy on the pad. The output voltage of the inverter is charged up by the ESD energy to generate the trigger current into the trigger nodes of the stacked STSCR devices. Therefore, the STSCR devices are turned on and the ESD current is discharged from the pad to  $V_{SS}$  through the stacked STSCR devices. However, the input voltage of the inverter may be charged up by the ESD energy through the forward-biased diode between the pad and  $V_{DD}$  power rail. Therefore, the  $RC$  time constant in the ESD-detection circuit is designed to keep the input voltage of inverter with a relative low voltage level during the ESD stress condition. The design and simulation of this  $RC$ -delay ESD-detection circuit will be described in the following subsections.



Fig. 5. ESD protection circuits designed for (a) the input pad, (b) the output pad, and (c) the  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuit, by using the proposed STSCR devices in a stacked configuration.

#### *B. ESD Clamp Circuit Between the Power Rails*

The stacked STSCR devices can be also applied to design the power-rail ESD clamp circuit. The  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuit realized with the stacked STSCR devices is shown in Fig. 5(c). The number of the stacked STSCR devices between  $V_{DD}$  and  $V_{SS}$  power rails is dependent on the maximum voltage level between  $V_{DD}$  and  $V_{SS}$  in the normal circuit operating conditions to avoid the latch-up issue. The  $RC$  time constant is designed to distinguish the  $V_{DD}$  power-on event (with a rise time of  $\sim$ ms) from the ESD-stress events (with a rise time of  $\sim$ ns) [15]. During the normal  $V_{DD}$  power-on transition (from low to high), the input voltage of the inverter in Fig. 5(c) can follow up in time with the power-on  $V_{DD}$  signal, so the output voltage of the inverter is kept at zero. Hence, the stacked STSCR devices are kept off and do not interfere with the functions of internal circuits.

When a positive ESD voltage is applied to the  $V_{DD}$  pin with the  $V_{SS}$  pin relatively grounded, the RC delay will keep the input voltage of the inverter at a low voltage level for a long time; therefore, the output voltage of the inverter will become high to trigger the stacked STSCR devices. While the stacked STSCR devices are triggered on, the ESD current is discharged from  $V_{DD}$  to  $V_{SS}$  through the stacked STSCR devices. By suitable design on the ESD-detection circuit, the stacked STSCR devices can be quickly triggered on to discharge ESD current. The detection of ESD transition is based on the  $RC$  delay in the ESD-detection circuits, which are the same function in the input/output ESD protection circuits and the  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuit. So, the  $RC$  circuits for the input, output, and power pads in Fig. 5 can be implemented with the same one in a CMOS IC to save the chip layout area.

#### *C. Circuit Simulation*

The optimum design on the ESD-detection circuit with the  $\mathbb{R}C$  inverter to trigger on the stacked STSCR devices for discharging ESD current from  $V_{DD}$  to  $V_{SS}$  is studied in Fig. 6. The design parameters of the  $R, C$ , and PMOS channel width  $(Wp)$ of the inverter are first considered. Fig. 6(a) shows the transient simulations of the ESD-detection circuit under different resistances of  $R$ , where  $C$  is fixed at 1 pF and the device dimensions  $W/L$  of the PMOS and NMOS are 30/0.5 and 10/0.5, respectively. An 8-V voltage pulse with a rise time of 10 ns is applied to the  $V_{DD}$  pin to simulate the ESD event. The Y axis in



Fig. 6. Dependence of the various design parameters in the ESD-detection circuit on the trigger time ( $T_{\text{trig}}$ ) by SPICE simulation, when the output current of inverter is greater than 8 mA. (a) The transient simulations of the ESD-detection circuit under different resistances of R but with a fixed C of 1 pF. (b) The dependence of the  $T_{\text{trig}}$  on the resistance R under different capacitance C. (c) The relation between the resistance R and the capacitance C under different  $T_{\text{trig}}$ time periods. (d) The relation between the channel width ( $W_p$ ) of inverter's PMOS and the T<sub>trig</sub> under different RC time constants.

Fig. 6(a) is the output current from the inverter of the ESD-detection circuit. In Fig. 2(b), the switching voltage of the STSCR device is reduced to only 1.85 V, if the substrate-triggered current is 8 mA. Based on this condition, the trigger time when the output current of inverter is greater than 8 mA is defined as " $T_{trig}$ " in Fig. 6.  $T_{trig}$  is increased with the increase of the resistance  $R$  in Fig. 6(a). If the turn-on time of the STSCR device, which is defined as the corresponding time from triggering state to latching state, will take about 20 ns, the  $T_{trig}$  must be designed greater than 20 ns to ensure that the STSCR device can enter into latching state. The dependence of the  $T_{trig}$  on the resistance  $(R)$  under different capacitance  $(C)$  is simulated and shown in Fig. 6(b).  $T_{\text{trig}}$  is increased while the resistance  $(R)$ or the capacitance  $(C)$  is increased, because the input voltage of the inverter can be kept at a low level for a relatively longer time. The relation between the resistance  $(R)$  and capacitance  $(C)$  under different  $T_{\text{trig}}$  time periods are simulated and shown in Fig. 6(c). The suitable values for the resistance  $(R)$  and capacitance  $(C)$  can be finely tuned from Fig. 6(b) and (c). Under ESD zapping, the PMOS is on and NMOS is off initially, thus the output current of the inverter is dominated by the PMOS. The relations between channel width  $(Wp)$  of PMOS and the  $T_{\text{trig}}$ under different RC time constants  $(\tau)$  are shown in Fig. 6(d). With the increase of the channel width of PMOS or the  $RC$  time constant, the corresponding  $T_{\text{trig}}$  is increased. To meet the  $Trig$ of 20 ns, the PMOS with a larger channel width only needs a smaller  $RC$  time constant. Such an optimum design on device parameters in the ESD-detection circuit can be finely tuned by SPICE simulation for different CMOS IC applications.

### IV. EXPERIMENTAL RESULTS

The proposed ESD protection circuits have been designed with different numbers of stacked STSCR devices and fabricated in a  $0.25$ - $\mu$ m salicided CMOS process. The STSCR device is realized with a layout area of 40  $\mu$ m  $\times$  20  $\mu$ m including  $P+$  and N-well rings in the 0.25- $\mu$ m salicided CMOS process. However, the active area of each STSCR without including the guard rings is only 20  $\mu$ m  $\times$  20  $\mu$ m. The human-body-model (HBM) and machine-model (MM) ESD stresses are applied to the ESD protection circuits to verify their ESD robustness. The HBM and MM ESD test results on the stacked STSCR devices



Fig. 7. Dependence of the HBM and MM ESD levels of stacked STSCR configuration on the number of stacked STSCR devices (failure criterion:  $I_{\rm Leakage}$  > 1  $\mu$ A @ 2.5 V bias).

in the device level (without the ESD-detection circuit) and circuit level (with a ESD-detection circuit) are compared in Fig. 7. In this experimental measurement, the ESD-detection circuit including R, C, and the inverter are realized with  $R = 100 \text{ k}\Omega$ ,  $C = 3$  pF, PMOS dimension  $W/L = 80/0.5$ , and NMOS dimension  $W/L = 20/0.5$ . In this ESD verification, the failure criterion is defined as the leakage current of the device or circuit after ESD stress is greater than  $1 \mu A$  under a voltage bias of 2.5 V. For device level, because the total holding voltage of the stacked STSCR configuration is increased with an increase of the number of stacked STSCR devices, the HBM ESD robustness of the stacked STSCR is decreased with an increase of the number of stacked STSCR devices except for the condition of 2STSCR. It is supposed that there are additional parasitic SCR paths among the two STSCR devices, which can be triggered on in time to discharge ESD energy. So, the HBM ESD robustness of 2STSCR is slightly greater than that of 1STSCR. The anticipated ESD discharging path is from STSCR\_1 to STSCR\_2. The additional ESD discharging path is from the  $P+$ , N-well  $(STSCR_1)$ , P-substrate to  $N+ (STSCR_2)$ , and so on. However, for 3STSCR or 4STSCR, the HBM ESD robustness is dominated by the total holding voltage, whereas the additional parasitic SCR path cannot be triggered on in time to bypass the ESD current. So, the HBM ESD levels of 3STSCR and 4STSCR are degraded while the number of stacked STSCRs is increased. However, the ESD level of stacked STSCR devices can be greatly improved especially for 3STSCR or 4STSCR, if the ESD-detection circuit is used to trigger the stacked STSCR devices. In Fig. 7, the HBM ESD levels of the stacked STSCR with ESD-detection circuit are all boosted up to  $>8$  kV. For MM ESD event, because it has a faster ESD transition than the HBM event, the additional parasitic SCR paths in the stacked STSCR may not be triggered on in time to bypass the ESD current under such fast MM ESD zapping conditions. So, for the device level, the MM ESD level is decreased when the number of stacked STSCR devices is increased. However, the MM ESD levels of the stacked STSCR devices can be also improved if the ESD-detection circuit is used to trigger the stacked STSCR devices.

TABLE I COMPARISON OF THE ESD ROBUSTNESS BETWEEN THE STACKED STSCR DEVICES AND THE GGNMOS

Device			2STSCR3STSCRGGGNMOS
Active Area (um <sup>2</sup> )	$20\times20\times2$	$20\times20\times3$	$25.8\times50$
HBM (kV)	> 8	> 8	3.5
ESD, HBM $(V/\mu m^2)$ Area	> 10	> 6.67	2.71
MM(V)	700	525	375
ESD, MM $(V/\mu m^2)$ Area	0.88	0.44	0.29



Fig. 8. TLP-measured  $I-V$  curves of the stacked STSCR configuration without substrate bias under different numbers of stacked STSCR devices.



Fig. 9. TLP-measured I–V curves of the four STSCR devices in the stacked configuration (4STSCR) under different substrate bias voltages.

A gate-grounded NMOS (GGNMOS) device with  $W/L$ of 200/0.5 had been fabricated in the same CMOS process with extra silicide-blocking mask for comparison reference. Such a GGNMOS occupying a large active layout area of 25.8  $\mu$ m  $\times$  50  $\mu$ m can sustain the HBM ESD level of 3.5 kV. The comparison on the ESD robustness between the stacked STSCR devices and GGNMOS is shown in Table I. For the ESD protection circuit designed with 2STSCR and the



Fig. 10. Turn-on verification of STSCR device under different substrate biases. (a) Experimental setup. The measured voltage waveforms on the anode and trigger nodes of the STSCR device under (b) 1-V voltage triggering and (c) 2-V voltage triggering. The close-up views of the V\_anode at the falling edge while the STSCR is triggered by the voltage pulse of (d) 1.5 V, (e) 2 V, and (f) 4 V into the P+ trigger node.

ESD-detection circuit, the HBM (MM) ESD level per layout area is >10 V/ $\mu$ m<sup>2</sup> (0.88 V/ $\mu$ m<sup>2</sup>), but it is only 2.71 V/ $\mu$ m<sup>2</sup>  $(0.29 \text{ V}/\mu \text{m}^2)$  for the GGNMOS. This has verified the excellent area efficiency of the ESD protection circuits realized with the proposed stacked STSCR devices.

By using the transmission line pulsing (TLP) measurement [16], [17], the secondary breakdown current  $(It2)$  of the STSCR device can be found. The  $It2$  is another index for the HBM ESD robustness, which is indicated in this work by the sudden increase of the leakage current at the voltage bias of 2.5 V. The

relation between the second breakdown current  $(It2)$  and HBM ESD level  $(V_{\text{ESD}})$  can be approximated as

$$
V_{\rm ESD} \cong (1500 + Ron) \times It2 \tag{1}
$$

where  $R$  is the dynamic turn-on resistance of the device under test. The TLP-measured  $I-V$  curves of the stacked STSCR devices with different numbers of STSCR devices are shown in Fig. 8. The  $It2$  in Fig. 8 is almost decreased with an increase of the number of stacked STSCR devices except for the condition of 2STSCR, which is similar to the results of HBM ESD level. The above hypothesis about the existence of the additional parasitic SCR paths can also be used to explain why the 2STSCR has a higher  $It2$ . The TLP-measured  $I-V$  curves of the 4STSCR under different substrate bias voltages are shown in Fig. 9. Although the  $It2$  of 4STSCR without substrate bias is only 0.93 A, it can be improved to 3.45 A if a 6-V voltage bias is applied to the trigger nodes through the blocking diodes in Fig. 9. By increasing the substrate bias voltage, the  $It2$  of the stacked 4STSCR is also increased. In Fig. 9, the switching voltage of the stacked STSCR devices can also be reduced to a low voltage level when the voltage bias is applied to the trigger nodes, which is consistent with the results shown in Fig. 4.

In order to investigate the turn-on efficiency of the ESD protection circuit realized with STSCR devices, the experimental setup to measure the required turn-on time of the STSCR device is illustrated in Fig. 10(a). The measured results in the time domain are shown in Fig. 10(b)-(f), where the V\_anode (V\_trigger) is the voltage waveform on the anode (trigger) of the STSCR shown in Fig. 10(a). A 5-V voltage bias is connected to the anode of the STSCR device through a resistance of 47  $\Omega$ , which is used to limit the sudden large transient current from power supply when the STSCR is turned on. A voltage pulse with a pulse width of 400 ns and a rise time of 10 ns is applied to the trigger node. While a voltage pulse of 1 V is applied to the trigger node, the V\_anode has no change, as shown in Fig. 10(b). So, the STSCR device has at least a substrate noise margin of 1 V. The V\_anode, however, is triggered into the latching state while the pulse voltage is increased to 2 V, as shown in Fig.  $10(c)$ . The forward-biased P+ trigger node to cathode in the STSCR device limited the full swing of the 2-V applied voltage waveform in Fig. 10(c). After the triggering the 2-V voltage pulse, the V\_anode is still kept at a low voltage level of 2.5 V. The STSCR device has been successfully triggered on and provided a low-impedance path to discharge current from its anode to its cathode. The required turn-on time for the STSCR device into its latching state is observed by the close-up views of the V\_anode waveform at the falling edge, which are shown in Fig. 10(d)-(f) under different triggering voltage pulses. From Fig. 10(d)-(f), the turn-on time of the STSCR device can be reduced from 27.4 to 7.8 ns, while the pulse height of the triggering voltage pulse is increased from 1.5 to 4 V. The turn-on speed is improved with a factor of  $\sim$ 4. The measured results have confirmed that the ESD protection circuit with the STSCR devices proposed in this paper can indeed be turned on more quickly to discharge ESD current.

To verify the property of free to latch-up issue, another verification to measure the holding voltages of the stacked STSCR devices is tested under transient conditions, and the

Fig. 11. Measured voltage waveform on the  $V_{DD}$  line, clamped by different stacked STSCR devices with ESD-detection circuit, when a 0–8 V voltage pulse is applied to the  $V_{DD}$  line of the  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuit with the  $V_{SS}$ grounded.

results are shown in Fig. 11. The stacked STSCR devices can be triggered on by the ESD-detection circuit and provide a low impedance path to discharge the ESD energy. In Fig. 11, a 0–8 V voltage pulse applied to the  $V_{DD}$  line of Fig. 5(c) is clamped to 1.6 V (3.2 V) by the ESD protection circuit with the 1STSCR (2STSCR) device and the ESD-detection circuit. The clamped voltage level of the ESD protection circuit can be linearly adjusted by changing the number of stacked STSCR devices for practical applications in CMOS IC products with different  $V_{DD}$  voltage levels.

#### V. CONCLUSION

A novel STSCR device used for on-chip ESD protection circuits has been successfully investigated in a  $0.25 - \mu m$  salicided CMOS process. By using the substrate-triggered technique, the STSCR device has the advantages of controllable switching voltage ( $\sim$ 1.85 V @ 8 mA or  $\sim$ 1.55 V @ 1.06 V) and high ESD robustness in a smaller layout area  $(\sim 16 \text{ V}/\mu \text{m}^2)$ . On-chip ESD protection circuits designed with the stacked STSCR devices and ESD-detection circuit have the advantages of free to latch-up issue, adjustable holding voltage, fast turn-on speed, and higher ESD robustness, which are very useful in CMOS IC products in subquarter-micrometer CMOS processes. The experimental result has shown that the turn-on time of STSCR can be reduced from 27.4 to 7.8 ns by the substrate-triggering technique. For the IC application with a  $V_{DD}$  of 2.5 V, the ESD protection circuit designed with two STSCR devices in a stacked configuration has a clamp voltage of  $\sim$ 3.2 V and the HBM (MM) ESD level per area of  $>$  10 V/ $\mu$ m<sup>2</sup> (0.88 V/ $\mu$ m<sup>2</sup>) in a  $0.25$ - $\mu$ m fully salicided CMOS process without using extra process modification.

#### **REFERENCES**

[1] M.-D. Ker, "Electrostatic discharge protection circuits in CMOS IC's using the lateral SCR devices: An overview," in *Proc. IEEE Int. Conf. Electronics Circuits and Systems*, 1998, pp. 325–328.



- [2] R. N. Rountree, "ESD protection for submicron CMOS circuits: Issues and solutions," in *IEDM Tech. Dig.*, 1988, pp. 580–583.
- [3] C. Duvvury and R. Rountree, "A synthesis of ESD input protection scheme," in *Proc. EOS/ESD Symp.*, 1991, pp. 88–97.
- [4] A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," *IEEE Electron Device Lett.*, vol. 12, pp. 21–22, 1991.
- [5] M.-D. Ker, C.-Y. Wu, H.-H. Chang, and T.-S. Wu, "Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI," *IEEE Trans. Electron Devices*, vol. 43, pp. 588–598, 1996.
- [6] M.-D. Ker, H.-H. Chang, and C.-Y. Wu, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's," *IEEE J. Solid-State Circuits*, vol. 32, pp. 38–51, 1997.
- [7] M.-D. Ker, T.-Y. Chen, C.-Y. Wu, H. Tang, K.-C. Su, and S.-W. Sun, "Novel input ESD protection circuit with substrate-triggering technique in a 0.25- $\mu$ m shallow-trench-isolation CMOS technology," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 2, 1998, pp. 212–215.
- [8] M.-D. Ker, T.-Y. Chen, and C.-Y. Wu, "ESD protection design in a  $0.18-\mu$ m salicide CMOS technology by using substrate-triggered technique," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 4, 2001, pp. 754–757.
- [9] C. Russ, M. Mergens, J. Armer, P. Jozwiak, G. Kolluri, L. Avery, and K. Verhaege, "GGSCR: GGNMOS triggered silicon controlled rectifiers for ESD protection in deep submicron CMOS processes," in *Proc. EOS/ESD Symp.*, 2001, pp. 22–31.
- [10] M.-D. Ker and K.-C. Hsu, "On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process," in *Proc. IEEE Int. Symp. Circuits and Systems*, 2002, pp. 529–532.
- [11] S. Aur, A. Chatterjee, and T. Polgreen, "Hot-electron reliability and ESD latent damage," *IEEE Trans. Electron Devices*, vol. 35, pp. 2189–2193, 1988.
- [12] K. R. Mistry, D. Krakauer, and B. S. Doyle, "Impact of snapback-induced hole injection on gate oxide reliability of N-MOSFET's," *IEEE Electron Device Lett.*, vol. 11, pp. 460–462, 1990.
- [13] G. Weiss and D. Young, "Transient-induced latchup testing of CMOS integrated circuits," in *Proc. EOS/ESD Symp.*, 1995, pp. 194–198.
- [14] S. Krishnan and A. Amerasekera, "Antenna protection strategy for ultra-thin gate MOSFETs," in *Proc. IEEE Int. Symp. Reliability Physics*, 1998, pp. 302–306.
- [15] M.-D. Ker, "Whole-chip ESD protection design with efficient  $V_{DD}$ -to- $V_{SS}$  ESD clamp circuits for submicron CMOS VLSI," *IEEE Trans. Electron Devices*, vol. 46, pp. 173–183, 1999.
- [16] T. J. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in *Proc. EOS/ESD Symp.*, 1985, pp. 49–54.

[17] J. Barth, J. Richner, K. Verhaege, and L. G. Henry, "TLP calibration, correlation, standards, and new techniques," in *Proc. EOS/ESD Symp.*, 2000, pp. 85–96.



**Ming-Dou Ker** (S'92–M'94–SM'97) received the B.S., M.S., and Ph.D. degrees from National Chiao-Tung University, Hsinchu, Taiwan, in 1986, 1988, and 1993, respectively.

In 1994, he joined the VLSI Design Department of Computer & Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, as a circuit design engineer. In 1998, he was a Department Manager in the VLSI Design Division of CCL/ITRI. In 2000, he became an Associate Professor in the Department of Electronics

Engineering, National Chiao-Tung University. In 2003, he was rotated to SoC Technology Center, ITRI, as the Director of the IP Technology and Design Automation Division. In the field of ESD protection and latch-up in CMOS integrated circuits, he has published over 130 technical papers in international journals and conferences. He holds a total of 125 patents on the ESD protection design for integrated circuits, which includes 46 U.S. patents. His inventions on ESD protection design have been widely used in modern IC products. He has been invited to teach or help ESD protection design by more than 100 IC design houses or semiconductor companies in the Science-Based Industrial Park, Hsinchu, Taiwan, or in the Silicon Valley, San Jose, CA.

Dr. Ker has also participated as a member of Technical Program Committee and as Session Chair of many International Conferences. He was elected as the first President of Taiwan ESD Association in 2001. He has also received many research awards from ITRI, the Dragon Thesis Award (by Acer Foundation), the National Science Council, and National Chiao-Tung University.



**Kuo-Chun Hsu** (S'01) was born in Taiwan in 1976. He received the B.S. degree from National Chung-Hsing University, Taichung, Taiwan, in 1998 and the M.S. degree from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, in 2000. He is currently working toward the Ph.D. degree at the Institute of Electronics, National Chiao-Tung University.

His current research interests include ESD physics, semiconductor devices, and ESD protection design in deep-submicrometer CMOS technologies.