# Effects of Process Temperature on Polysilicon Thin Film Transistors with Liquid-Phase Deposited Oxides as Gate Insulators

# Ching-Fa Yeh, Tai-Ju Chen,\* and Jyh-Nan Jeng

Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan

# ABSTRACT

Liquid-phase deposited (LPD) oxide has previously been successfully applied to low temperature processed polysil-<br>icon thin film transistors (poly-Si TFTs) as a gate insulator. This paper shows the feasibility of applying ture deposited LPD oxide to high temperature processed devices. The thermal effects of high temperature processing on poly-Si TFTs including postoxide annealing and dopant activation have been investigated. These high temperature treat-<br>ments show excellent improvement in device characteristics. In addition, the novel devices also show co

# **Introduction**

To develop active matrix liquid crystal displays (AMLCDs), polysilicon thin film transistors (poly-Si TFTs) in peripheral device circuits must be fabricated either on quartz or on large area glass substrates.<sup>1</sup> In addition, in the application of three-dimensional integrated circuits, particularly to static random access memories (SRAM5), poly-Si TFTs are stacked on the top of active elements.2 To date, several gate insulator growth methods have been devel-<br>oped to obtain high performance poly-Si TFTs using either high temperature or low temperature processes.<sup>3,6</sup> Re-<br>cently, great interest has been shown in liquid phase<br>tion. They are labeled group L-L, group H-L, group L-H, deposited (LPD) oxide films because of their excellent film properties and successful application as gate insulators to

low temperature processed (LTP) poly-Si TFTs.<sup>6-8</sup><br>In the application of high temperature-processed (HTP) poly-Si TFTs to SRAMs and quartz based LCDs, thermal oxidation is one of key technologies and can grow high  $\frac{1}{2}$  in means for gate once ameaning temperature (900°C). Group quality gate oxides to bring excellent device characteristics. However, thermal oxidation at high temperature  $(>850^{\circ}C)$  has been found to degrade the mobility of poly-Si  $TFTs.<sup>9-11</sup>$  The low temperature deposited oxide is an alternative method for forming gate insulator. Various chemical vapor deposition (CVD) methods have been used to cross-se fabricate the gate oxide.<sup>3,4</sup> But all of these CVD methods  $\frac{1}{C_r}$ require expensive equipment and the processes involved<br>according to the following procedures. A 100 nm thick<br>are very complex. Therefore, we have developed the LPD<br> $_{\text{LPCVD}}$  amorphous Si laver was denosited on thermal method to fabricate gate oxide at room temperature. The LPD apparatus used is simple and inexpensive. $6-8$  LPD oxide technology is thus an economical candidate for od. After the SPC poly-Si layer was patterned to the active replacing high cost CVD technologies. To assess the feasibility of applying LPD oxide to HTP poly-Si TFTs, the active thermal effects of high temperature processing on TFT<br>performance have to be clarified. In this paper, we focus  $L = 1$ , and  $L = H$ , gate oxide annealing was performed at<br> $600^{\circ}$  for 1 h in N, ambient For groups H-L gate on the thermal effects of gate oxide annealing and dopant

In addition, in the poly-Si film there still exists lots of generally necessary to passivate these defects with hydro-

\* Electrochemical Society Student Member.

gen plasma to improve poly-Si TFT performance.<sup>12,13</sup> In this paper, investigation into the effects of  $NH<sub>3</sub>$ -plasma passivation<sup>6</sup> on high temperature treated poly-Si TFTs is reported. Moreover, the stability of the novel poly-Si TFTs is of significant importance from the standpoint of longterm operation, so the effects of dc electrical stress on TFT performance are also clarified.

**Experimental**<br>The four groups of conventional top gate N-channel poly-Si TFTs shown in Table I were prepared at different temperatures for gate oxide annealing and dopant activaand control. L-L means low gate oxide annealing temperature (600°C) and low dopant activation temperature (600°C). H—L means high gate oxide annealing temperature (900°C) and low dopant activation temperature (600°C). L-H means low gate oxide annealing temperature (600°C) L-L was the conventional LTP poly-Si TFT. Group H-L evaluated the thermal effects of gate oxide annealing on TFTs, while group L-H evaluated the thermal effects of dopant activation. The control sample was the conventional HTP poly-Si TFT. The inset in Fig. 1 shows the cross-sectional structure of poly-Si TFTs.

activation of poly-Si TFTs with LPD oxide gate insulators. Then, the 300 nm thick poly-Si gates were deposited using grain boundary defects as well as intragrain defects. It is externed, the source/drain and gate regions were doped Group L-L, group H-L, and group L-H were prepared LPCVD amorphous Si layer was deposited on thermal oxide using  $SiH_4$  gas at  $550^{\circ}$ C, and recrystallized at  $600^{\circ}$ C for 24 h using the solid-phase crystallization (SPC) method. After the SPC poly-Si layer was patterned to the active region, a 47 nm thick gate oxide layer was grown on the region, a 47 nm thick gate oxide layer was grown on the active layer using the LPD method at 18°C. The groups at  $I_{\text{A}}$  For groups in  $I_{\text{A}}$  and  $I_{\text{A}}$  For an integration and integration of the substitution of the substitution of the substitution of the substitution o L-L and L-H, gate oxide annealing was performed at  $600^{\circ}$ C for 1 h in N<sub>2</sub> ambient. For groups H-L, gate oxide annealing was performed at  $900^{\circ}$ C for 1 h in  $N_2$  amplefit.<br>Then the 200 nm thiels poly. Si gates were depended using Then, the 300 nm thick poly-SI gates were deposited using<br>the I DOUD method at £20°C. After the poly Si gates were the LPCVD method at 620°C. After the poly-Si gates were<br>netterned, the course/drain and gate regions were doned using phosphorus self-aligned ion implantation with an using phosphorus sen-aligned for implantation with an unit and  $\sim 10^{15}$  cm<sup>-2</sup>. The LPD energy of 40 keV and a dose of  $5 \times 10^{-5}$  cm<sup>-1</sup>. The LPD<br>cycle upon course/drain regions wes not removed and oxide upon source/drain regions was not removed, and





J. Electrochem. Soc., Vol. 144, No. 10, October 1997 © The Electrochemical Society, Inc. 3645



Fig. 1. Transfer characteristics ( $I_{ds} - V_{gs}$ ) of poly-Si TFTs (W/L =  $\hskip 1.5mm \perp$  LPD 20  $\mu$ m/5  $\mu$ m) at V<sub>d</sub>, = 5 V for groups L-L and H-L without hydro-  $\hskip 1.5mm \ln$ genation. The inset shows the cross-sectional structure of poly-Si TFTs.

then acts as the screen oxide for ion implantation. For groups L-L and H-L, dopant activation was performed at 600 $^{\circ}$ C for 24 h in N<sub>2</sub> ambient. For group L-H, dopant activation was performed at  $900^{\circ}$ C for 30 min in N<sub>2</sub> ambient. Then, the 500 nm thick oxide interlayer was formed using the PECVD method at 300°C. After the contact holes were opened, 500 nm thick aluminum electrodes were deposited and patterned. Finally, sintering was performed at 400°C for 30 min in  $N_2$  ambient.

For the control poly-Si TF'Ts, 47 nm thick gate oxides were prepared using dry oxidation at 900°C without post-<br>oxidation annealing, while dopant activation was per-<br>figure 3 shows a comparison of typical transfer charac-<br>formed at 900°C for 30 min in N<sub>n</sub> ambient. Other proc formed at 900 $^{\circ}$ C for 30 min in N<sub>2</sub> ambient. Other procedures are the same as those of group L-L, group H-L, and group L-H.

plasma hydrogenation was performed for all four groups  $0.7 \text{ W/cm}^2$ .

## Results and Discussion

typical transfer characteristics at  $V_{ds} = 5$  V for groups L-L and H-L without  $NH<sub>3</sub>$ -plasma treatment. The detailed key device characteristic parameters including threshold voltage  $(V_{th})$ , subthreshold swing (S.S.), field-effect mobility  $(\mu_{FE})$ , and ON/OFF current ratio  $(I_{on}/I_{off})$  are shown and deed achieves a lower sheet resistance and overwhelminganalyzed in Table II. We can see that the characteristics of<br>TFTs with high temperature annealed gate oxides (group H-L) are superior to those of conventional LTP devices This indicates that high temperature annealing for dopant<br>(group L-L). These improved characteristics, especially activation can also restructure the LPD gate oxide. I (group L-L). These improved characteristics, especially their  $V_{th}$  and S.S., can be attributed to restructuring in the LPD gate oxide and reduction in trap states in the poly-Si<br>film due to postoxide high temperature annealing.

As previously reported,<sup>15</sup> essential Si-OH and Si-F bonds exist in as-deposited LPD oxides and greatly affect oxide properties and device characteristics. In the case of gate oxide annealing at 600°C, SiO-H bonds can break,

forming large numbers of negatively charged SiO<sup>-</sup>. These charges may be the main cause of the high  $V_{\text{th}}$  in group L-L. While annealing at 900°C, in addition to SiO<sup>-</sup> generation, the Si-F bonds even break. The resulting positive Si<sup>+</sup> charges will electrically neutralize many of the negatively charged SiO<sup>-</sup>; this is shown by the low  $V_{\text{th}}$  in group H-L. A decrease in Si-F bonds in LPD oxide film during high temperature annealing was observed in FTIR spectra. Figure 2 shows typical FTIR spectra in the region of 700  $\sim$  $1500 \text{ cm}^{-1}$  for the as-deposited and the annealed LPD oxides. In samples annealed at 900°C, the Si-F stretching vibration band (located at 930 cm') has completely disappeared, and the annealed LPD oxide has come to resemble thermal oxide.'5 Changes in oxide charges due to annealing were also confirmed by the flatband voltage  $(V_{FB})$ shifts in MOS capacitors made from them. MOS capacitors with aluminum gates are not sintered. MOS capacitors 20 made from LPD oxide annealed at  $600^{\circ}$ C show a  $V_{FB}$  of —0.19 V, while those made from LPD oxide annealed at 900°C show a  $V_{FB}$  of  $-1.05$  V. The significant negative shift in  $V_{\text{FB}}$  implies that lots of positive charges are generated in

LPD oxides due to annealing at 900°C.<br>In addition, the difference in S.S. between group L-L<br>and group H-L is also correlative with fluorine (F) concentrations in LPD oxides. After  $900^{\circ}$ C annealing, the diminution in F concentrations causes increases in the dielectric constant of LPD oxide and resultantly in the capacitance. $^{16,17}$  This is also a reason for the lower S.S. in group H-L samples.'8

As shown above, high temperature postoxide annealing is effective in enhancing the quality of LPD oxide and in improving the characteristics of poly-Si TFTs. However, in fabricating HTP poly-Si TFTs, dopant activation also needs high temperature annealing. Whether the high temperature annealing for dopant activation can availably replace postoxide annealing to improve oxide quality is an interesting issue. We next discuss the effects of annealing for dopant activation on TFT performance.

To passivate the trap states in the poly-Si channel,  $NH_{3-}$  in Table II. As shown in Fig. 3 and in Table II, group L-H<br>asma hydrogenation was performed for all four groups samples showed excellent characteristics includi in a parallel plate reactor at 300°C with a power density of  $V_{th}$  of 7.34 V, a low S.S. of 1.15 V/dec, a high  $\mu_{FE}$  of  $21.48$  cm<sup>2</sup>/V s and a high ON-current (I<sub>on</sub>) of 215  $\mu$ A. The *Effects of processing temperature.*—Figure 1 shows the 478  $\Omega/\square$  for group H-L samples. Distinguishing feature pical transfer characteristics at  $V_{ds} = 5$  V for groups L-L can be seen more clearly in the output characte Figure 3 shows a comparison of typical transfer characsamples without NH<sub>3</sub>-plasma treatment. The key device characteristic parameters are also presented and analyzed in Table II. As shown in Fig. 3 and in Table II, group L-H  $V_{\text{th}}$  of 7.34 V, a low S.S. of 1.15 V/dec, a high  $\mu_{\text{FE}}$  of increases in  $\mu_{FE}$  and  $I_{on}$  can be attributed to the decrease in drain/source sheet resistance,<sup>19,20</sup> which was 238  $\Omega/\square$ , but 478  $\Omega/\square$  for group H-L samples. Distinguishing features  $V_{ds}$ ). Figure 4 shows the typical output characteristics  $(I_{ds} - V_{ds})$  of poly-Si TFTs for groups H-L and L-H with  $V_{gs}$ as a parameter. High temperature dopant activation inly enhances the on-state performance. In addition, compared with group L-L, group L-H also exhibits a lower  $V_{th}$ . This indicates that high temperature annealing for dopant total, for group L-H the high temperature treatment effectively acts not only as a dopant activator, but also as a gate oxide annealant.

> In comparison with the control HTP TFTs, all performance indexes for group L-H appear favorable; especially the  $\mu_{FE}$  of 21.48 cm<sup>2</sup>/V s is excellent. It appears that TFTs with LPD gate oxides can have perfect  $SiO_2$ /poly-Si inter-

Table II. Device characteristic parameters before hydrogenation for groups I-I, H-I, I-H, and control.

Parameter Sample		S.S. $(V/\text{dec})$	$(\text{cm}^2/\text{V s})$	$I_{on}/I_{off}$	(µA	$+$ oft (pA)
Group L-L	9.60	1.53	13.49	$2.0 \times 10^{6}$	83.8	41.85
Group H-L	6.73	1.24	14.80	$2.2 \times 10^{6}$	142	63.10
Group L-H	7.34	1.15	21.48	$4.2 \times 10^{6}$	215	51.60
Control	6.05	1.13	10.86	$1.9 \times 10^{6}$	136	70.55



Fig. 2. Changes in FTIR spectra in the range of  $700 \sim 1500$  cm<sup>-1</sup> for as-deposited and annealed LPD oxides.

faces, while the control TFTs are quite prone to serious thermal oxidation. $9-11$ <br>From the above comparisons among all samples, it can

be concluded that as long as high temperature annealing for dopant activation is performed for poly-Si TFTs with LPD gate oxides, more satisfactory device characteristics can be achieved as compared to those exhibited by conventional HTP TFTs with thermal gate oxides.

*Effects of NH<sub>3</sub>-plasma treatment*.—Figure 5 shows the typical transfer characteristics of groups L-L and L-H at  $V_{ds}$  = 5 V before and after 5 h NH<sub>3</sub>-plasma treatment. NH<sub>3</sub>plasma treatment improved the performance of both groups. However, the improvement in group L-H is more evident. To further investigate the effects of  $NH_{3}$ -plasma passivation, the device characteristics were evaluated as a function of  $NH<sub>3</sub>-plasma$  treatment time. Figures 6 and 7



Fig. 3. Iransfer characteristics  $|I_{ds} - Y_{gs}|$  or poly-Si IFTs (W/L = Fig. 20  $\mu$ m/5  $\mu$ m), at  $V_{ds} = 5$  V for groups H-L, L-H, and control with out hydrogenation.



Fig. 4. Output characteristics  $(l_{d_s} - V_{d_s})$  of poly-Si TFTs  $(W/L = 20 \mu m/5 \mu m)$  with  $V_{gs}$  as a parameter for groups H-L and L-H without hydrogenation.

roughness problems at  $SiO_2$ /poly-Si interfaces owing to ciently passivated by  $NH_3$ -plasma treatment. The varia-<br>thermal oxidation.<sup>9-11</sup><br>tions in trap state density  $(N_t)$  with  $NH_3$ -plasma treatment show the variations in  $V_{th}$  and  $\mu_{FE}$  with NH<sub>3</sub>-plasma treatment time, respectively, for groups L-L, H-L, L-H, and control. For group L-L, the improvement in  $V_{th}$  and  $\mu_{FE}$ was slight compared with that of the other groups. It has been reported that  $V_{\text{th}}$  is mainly influenced by dangling bond midgap states, while  $\mu_{\text{FE}}$  is influenced by band tail states in poly-Si TFTs.<sup>21</sup> In other words, in high temperature treated devices, the two kinds of trap states are efficiently passivated by  $NH<sub>3</sub>-plasma treatment.$  The variatime for four groups are shown in Fig. 8. The trap state density  $(N_t)$  existed in the poly-Si channel is calculated by extracting a straight line on the plot of ln  $[I_{ds}/(V_{gs} - V_{FB})]$ vs.  $1/(V_{\text{gs}} - V_{\text{FB}})^2$  at low  $V_{\text{ds}}$  and high  $V_{\text{gs}}$  based on the following equation<sup>22</sup>

$$
I_{\rm ds} = \left(\frac{W}{L}\right) C_{\rm ox} V_{\rm ds} \mu_{\rm FE} V_{\rm gs} \, \exp\left(\frac{-q^3 N_{\rm t}^2 L_{\rm c}}{8\epsilon_{\rm Si} k T C_{\rm ox} V_{\rm gs}}\right) \qquad [1]
$$

where  $C_{ox}$  is the gate oxide capacitance, q is the electron charge, k is Boltzmann's constant,  $\epsilon_{si}$  is the silicon dielectric constant, and T is the temperature.  $L_c$  is the channel thickness<sup>23</sup>



 $F_1$   $F_2$   $F_3$  of the fig.  $F_4$  of  $F_5$  of  $F_5$  of  $F_6$  of  $F_7$  of  $F_7$  of  $F_8$   $F_9$  of  $F_7$   $F_8$  of  $F_9$  of  $F_9$  of  $F_9$  of  $F_9$  of  $F_9$  of  $F_9$  or  $F_9$  or  $F_9$  or  $F_9$  or  $F_9$  or  $F_9$  or  $F_9$  or pm)  $\sigma$  pm) at  $V_{ds}$  = 5 V for groups I-I and I-H before and after S  $\alpha$ . NH,-plasma treatment.



Fig. 6. Variations in threshold voltage with NH<sub>3</sub>-plasma passiva-<br>tion time for groups L-L, H-L, L-H, and control  $\{W/L =$ 20  $μm/5 μm$ ).

$$
L_{\rm c} = \frac{8kTt_{\rm ox}\sqrt{\frac{\epsilon_{\rm Si}}{\epsilon_{\rm SiO_2}}}}{q(V_{\rm gs} - V_{\rm FB})}
$$
 [2]

where  $t_{ox}$  is the gate oxide thickness,  $\epsilon_{SiO_2}$  is the dielectric constant of gate oxide, and  $V_{FB}$  is the gate voltage at which minimum leakage current occurs. For groups H-L, L-H, We can neglect the influence of LI<br>and control, the N, reduction rate caused by NH<sub>3</sub> plasma ity during NH<sub>3</sub>-plasma treatment. and control, the  $N_t$  reduction rate caused by NH<sub>3</sub> plasma was considerable, while that in group L-L was slight. This is consistent with the results shown in Fig. 6 and Fig. 7, and indicates that the passivation rates for both tail trap states and midgap trap states were significantly increased<br>for high temperature treated poly-Si TFTs.

In our previous report, the shrinkage of LPD oxide after 300, 600, 900, and 1000°C annealing for 1 h in  $N_2$  is about 0.07, 1.58, 2.43, and 3.22%, respectively.<sup>24, 25</sup> The quality of LPD oxide after 1000°C annealing is nearly the same as that of thermal oxide, and nearly unchanged under the subsequent annealing. Hence, the differences of LPD gate oxide thickness between LTP and HTP TFTs are small. We can also find that the change from thickness of LPD gate er to hydrogenation. Only when the hydrogenation con-<br>oxide has a small influence on mobility in the comparison centration is so large as to fill both the midgap sta oxide has a small influence on mobility in the comparison



Fig. 7. Variations in field-effect mobility with NH<sub>3</sub>-plasma passivation time for groups L-L, H-L, L-H, and control (*W/L =*  $20 \mu m/5 \mu m$ ).



Fig. 8. Variations in trap-state density with NH<sub>3</sub>-plasma passivation time for groups 1-1, H-I, I-H, and control  $\frac{W}{I}$  = 20  $μm/5 μm$ ).

between group L-L and group H-L as shown in Table II. Therefore, for high temperature treated TFTs, the fast changes in mobility during hydrogenation are not due to the changes in LPD oxide thickness. In addition, the gate oxides of the control TFTs are different from those of group H-L and L-H. However, group H-L, group L-H, and control TFTs exhibit the same hydrogenation efficiency We can neglect the influence of LPD gate oxide on mobil-

In general, the effects of thermal annealing on poly-Si TFT characteristics are densification in gate oxide, reduction in  $N_t$  of poly-Si channel, and efficient dopant activation. Drain/source sheet resistance does not correlate with the hydrogenation efficiency,<sup>26</sup> which can be found in the comparison between group H-L and group L-H. Densification in gate oxide will reduce the defects in oxide, which may slow the hydrogen diffusion. Hence, we believe that the higher hydrogenation efficiency is related to the reduction in  $N_t$  of poly-Si channel for high temperature treated TFTs. It has been reported that midgap states have a faster response to hydrogenation, while tail states respond slower to hydrogenation. Only when the hydrogenation conthe tail states will a significant fraction of the tail states be passivated. Moreover, if the intertor of grains contains a large number of tail states, the passivation rate will be slow for this type of defects.<sup>27</sup> For high temperature treated TFTs in this research, both densities of the midgap states and the tail states were reduced by the high temperature annealing. Since the density of midgap states was lowered by annealing, this type of defects can be fast filled at the beginning of hydrogenation. Hence, other excess hydrogen atoms can then fast passivate the tail states. The tail states can also have a fast response to hydrogenation.<br>Therefore, at the same hydrogenation condition, both the midgap states and the tail states can be passivated faster then those in group L-L.

Reliabitity.—The reliability of high temperature treated poly-Si TFTs with LPD oxide gate insulators was investigated under dc electrical stress. Figure 9 shows the changes in  $V_{th}$  and S.S. for group L-H as a function of stress time during ON-state stressing with  $V_{gs} = V_{ds} = 15$  V. Both the changes in  $\Delta V_{\text{th}}$  and  $\Delta \tilde{S}$ . are defined as  $\Delta(\%) = (after$ stress-before stress)/(before stress)  $\times$  100%. Devices with  $W/L = 5/5$  µm had been treated in NH<sub>3</sub> plasma for 7 h before stressing. Both  $V_{th}$  and S.S. increased with stress time. However, the changes in  $\mu_{FE}$  and minimum OFF-current after stressing were slight. The stress results for the forward and reverse modes are nearly the same. Hence, the



Fig. 9. Degradation rates of threshold voltage  $(V_+)$  and subthreshold swing (S.S.) for group L-H as a function of stress time<br>under the stress with  $V_m = V_m = 15$  V (W/L = 5/5  $\mu$ m).

in midgap defects within the poly-Si channel caused by  $11. \text{ C. A.}$  Dimitriadi channel carriers <sup>28</sup> Since the LPD oxide was restructured  $54,620$  (1989). channel carriers.<sup>28</sup> Since the LPD oxide was restructured by high temperature annealing and came to resemble ther- mal oxide, interface and bulk dielectric charge-trapping were not the dominant degradation mechanisms as they are in conventional HTP poly-Si TFTs.<sup>28</sup>

### **Conclusions**

The thermal effects of high temperature processing, including postoxide annealing and dopant activation, on 15. C. F. Ye now-Si TFTs with LPD gate insulators were investigated (1995). poly-Si TFTs with LPD gate insulators were investigated. The characteristics of TFTs with 900°C annealed LPD gate oxides were superior to those of conventional LTP devices because of densification in the LPD gate oxide and reduction in trap state density. Poly-Si TFTs with only a high temperature dopant activation processing even exhibited more excellent characteristics than conventional HTP poly-Si TFTs with thermal gate oxides due to their perfect Si02/poly-Si interfaces, as well as their restructured LPD gate oxides and efficient dopant activation. For these high  $20$ . L. Pichon, F. Raoult, O. Bonnaud, J. Pinel, and M.<br>temperature, treated devices, both the dangling bond Sarret, IEEE Electron Device Lett., **EDL-16**, 376 temperature treated devices, both the dangling bond<br>midgap states and the band tail trap states were more efficiently passivated during  $NH<sub>3</sub>-plasma treatment$ . The instability mechanism of high temperature treated TFTs with LPD gate oxides is accounted for by the generation of carrier induced midgap states within the channel. In conclusion, it has been shown feasible to apply the novel LPD 23. R. E. Proano, R. S. Misage, and D. G. As gate insulators to HTP poly-Si TFTs.<br>gate oxides as gate insulators to HTP poly-Si TFTs. Electron Devices, **ED-36**, 19 gate oxides as gate insulators to HTP poly-Si TFTs.

Acknowledgment Lett., 66, 938 (1995).<br>
This study was supported by the National Science 25. C. L. Chen, Ph.D. Thesis, National Chiao-Tung Uni-<br>
Council, Republic of China, under Contract No. NSC 85-<br>
2215-E-009-036. Lett.,

Manuscript submitted Jan. 27, 1997; revised manuscript 27. I-W. Wu, W. B. Jackson, T.-Y. Huang, A. G. Lewis, and<br>A. Chiang, ibid., **EDL-11,** 167 (1990).

National Chiao-Tung University assisted in meeting the publication costs of this article.

# REFERENCES

- 1. A. G. Lewis, I.-W. Wu, T. Y. Huang, A. Chiang, and R. H. Bruce, Tech. Dig. Int. Electron Devices Meet., p. 843 (1990).<br>2. S. D. S. Malhi, H. Shichijo, S. K. Banerjee, R. Sun-
- p. 843 (1990). 2. S. D. S. Maihi, H. Shichijo, S. K. Banerjee, R. Sun- daresan, M. Elehy, G. P. Pollack, W. F. Richardson, A. H. Shah, L. R. Hite, R. H. Womack, P. K. Chatterjee, and H. W. Lam, IEEE Trans. Electron
- Devices, ED-32, 258 (1985). 3. Y. S. Kim, K. Y. Choi, and M. K Han, Jpn. J. Appl.
- Phys., 34, 719 (1995).<br>
4. T. Serikawa, S. Shirai, A. Okamoto, and S. Suyama,<br>
IEEE Trans. Electron Devices, **ED-36**, 1929 (1989).<br>
5. F. S. Wang, M. J. Tsai, and H. C. Cheng, IEEE Electron
- 
- Device Lett., **ED-16**, 503 (1995).<br>6. C. F. Yeh, S. S. Lin, T. Z. Yang, C. L. Chen, and Y. C.<br>Yang, *IEEE Trans. Electron Devices*, **ED-41**, 173
- (1994).<br>7. C. F. Yeh, S. S. Lin, and C. L. Fan, *IEEE Electron De-*
- vice Lett., **EDL-16**, 473 (1995).<br>8. C. F. Yeh, T. Z. Yang, and T. J. Chen, IEEE Trans. Elec-
- tron Devices, **ED-42**, 307 (1995).<br>
9. M. K. Hatalis, J.-H. Kung, J. Kanicki, and A. A.<br>
Bright, MRS Proc. 182, 375 (1990).<br>
10. D. N. Kouvatsos, and M. K. Hatalis, IEEE Trans. Elec-
- 10. D. N. Kouvatsos, and M. K. Hatalis, *IEEE Trans. Elec*-<br>degradation in group L-H is accounted for by the increase *tron Devices*, **ED-43**, 1448 (1996).
	- tron Devices, ED-43, 1448 (1996), 11. C. A. Dimitriadis, and P. A. Coxon, Appl. Phys. Lett.,
	- 12. T. I. Kamins, and P. J. Marcoux, IEEE Electron Device
	- Lett., EDL-1, 159 (1980). 13. A. Mimura, K. Miyata, T. Suzuki, Y. Hosokawa, H. Kawakami, N. Konishi, Y. A. Ono, K. Ono, and J. Ohwada, IEEE Trans. Electron Devices, ED-36, 351
	- (1989).<br>
	14. C. F. Yeh, S. S. Lin, C. L. Chen, and Y. C. Yang, *ibid,*<br> **ED-14,** 403 (1993).<br>
	15. C. F. Yeh, and C. L. Chen, *This Journal*, **142,** 3579
	-
	- 16. C. F. Yeh, S. S. Lin, and Water Lu, in 1996 IEEE VLSI<br>Multilevel Interconnection Conference, p. 101, IEEE,
	- Piscatawa, NJ (1996).<br>17. T. Homma, R. Yamaguchi, and Y. Murao, This Journal,
	- **140, 687 (1993).**<br>18. S. M. Sze, *Physics of Semiconductor Devices*, p. 447,<br>Wiley, New York (1981).
	- 19. M. Matsuo, T. Nakazawa, and H. Ohshima, Jpn. J.<br>Appl. Phys., 31, 4567 (1992).<br>20. L. Pichon, F. Raoult, O. Bonnaud, J. Pinel, and M.
	-
	- (1995). 21. I-W. Wu, T.-Y. Huang, W. B. Jackson, A. G. Lewis, and
	- A. Chiang, *ibid.*, **EDL-12**, 181 (1991).<br>22. J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. West-<br>wood, G. Este, and M. Rider, J. Appl. Phys., 53, 1193<br>(1993).
	- (1982). 23. R. E. Proano, R. S. Misage, and D. G. Ast, IEEE Trans.
	- 24. C. F. Yeh, C. L. Chen, W. Lur, and P. W. Yen, Appl. Phys.
	-
	- versity, Taiwan, (1995).<br>26. I-W. Wu, A. G. Lewis, T.-Y. Huang, and A. Chiang, IEEE Electron Device Lett., EDL-10, 123 (1989).
	- A. Chiang, ibid., **EDL-11**, 167 (1990).