# $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs With High Hole Mobility and Good Device Characteristics

C. H. Huang, S. B. Chen, and Albert Chin*, Senior Member, IEEE*

*Abstract—***We have studied the high- La**2**O**<sup>3</sup> **p-MOSFETs on Si**<sup>0</sup> <sup>3</sup>**Ge**<sup>0</sup> <sup>7</sup> **substrate. Nearly identical gate oxide current, capacitance density, and time-dependent dielectric breakdown (TDDB)** are obtained for  $La_2O_3/Si$  and  $La_2O_3/Si_{0.3}Ge_{0.7}$  devices that indicate the excellent  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  quality without any side effect. The measured hole mobility in nitrided  $La_2O_3/Si$  p-MOSFETs **is 31 cm**<sup>2</sup>**/V-s and comparable with published data in nitrided HfO**2**/Si p-MOSFETs. In sharp contrast, a higher mobility of 55 cm**<sup>2</sup>**/V-s is measured in La**2**O**3**/Si**<sup>0</sup> <sup>3</sup>**Ge**<sup>0</sup> <sup>7</sup> **p-MOSFET, which** is improved by 1.8 times as compared with  $La_2O_3/Si$  control **devices. The high mobility in Si**<sup>0</sup> <sup>3</sup>**Ge**<sup>0</sup> <sup>7</sup> **p-MOSFET gives another** step for integrating high- $k$  gate dielectrics into VLSI process.

*Index Terms*—**High-** $k$ , hole mobility,  $\text{La}_2\text{O}_3$ , SiGe.

## I. INTRODUCTION

LTHOUGH high- $k$  gate dielectrics  $[1]$ –[5] have been proposed for possibly replacing  $SiO<sub>2</sub>$  or  $Si<sub>3</sub>N<sub>4</sub>$ , the smaller mobility in high- $k$  MOSFET is still an important concern that may reduce the required high on-state drive current  $(I_{ON})$ . The mobility degradation is greater in p-MOSFET than n-MOSFET because of the larger hole effective mass, which becomes more serious after surface nitridation but is needed for maintaining the small equivalent oxide thickness (EOT) during thermal cycle [2]. One method to improve the hole mobility is to use SiGe channel, but unfortunately, the conventional UHVCVD-grown SiGe faces the strain relaxation related poor surface, large junction leakage, and degraded MOSFET performance after subsequent thermal cycle [6]–[9]. Recently, we have developed a high-temperature stable SiGe process [10], and good gate oxide integrity, small silicide junction leakage current, higher hole mobility, and better p-MOSFET characteristics than Si counterparts have been demonstrated [11]–[14]. In this letter, we have further integrated the high-temperature stable SiGe with high- $k$  La<sub>2</sub>O<sub>3</sub>. We have achieved a hole mobility of  $55 \text{ cm}^2/\text{V-s}$  in nitrided  $La_2O_3/Si_{0,3}Ge_{0,7}$  p-MOSFET that is 1.8 times higher than the 31 cm<sup>2</sup>/V-s mobility in nitrided  $La_2O_3/Si$  control p-MOSFET. The improved mobility is important to realize high- $k$  dielectric integration into VLSI technology.

The authors are with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: achin@cc.nctu.edu.tw).

Digital Object Identifier 10.1109/LED.2002.805749

II. EXPERIMENTAL

Standard 4-in (100) n-type Si wafers with  $1 \sim 2$   $\Omega$ -cm resistivity (5  $\times$  10<sup>15</sup> $\sim$ 1  $\times$  10<sup>16</sup> cm<sup>-3</sup> concentration) were used in this work. After device isolation and modified RCA clean, the amorphous Ge layer is selectively deposited on the active region. An HF-vapor passivation is used to suppress the native oxide formation before Ge deposition [10]–[14]. After rapid thermal annealing (RTA) at 900  $\degree$ C, a 350 Å single crystal  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  was formed by solid-phase epitaxy in the active region, as confirmed by X-ray diffraction, electron diffraction pattern, and cross-sectional transmission electron microscopy (TEM) [10]. The formed SiGe may be strain-relaxed, since it was formed at high temperature. Then, the source-drain  $p^+$ region was formed by implantation followed by a 950  $\degree$ C RTA [11]. The La<sub>2</sub>O<sub>3</sub> gate oxide of  $\sim$  60 Å was formed by depositing La and oxidation and measured by ellipsometer. More detailed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  and  $La<sub>2</sub>O<sub>3</sub>$  characterization can be found in our previous study  $[4]$ ,  $[5]$ ,  $[10]$ – $[14]$ . Next, NH<sub>3</sub> nitridation was performed at  $\sim$ 550 °C before gate electrode formation. The p-MOSFETs and MOS capacitors were fabricated using Al as gate electrode and characterized by  $I-V$  and  $C-V$ measurements. In addition to  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs,  $La<sub>2</sub>O<sub>3</sub>/Si$  control devices were also fabricated as references.

### III. RESULTS AND DISCUSSION

Fig. 1(a) and (b) shows the  $J_G-V_G$  characteristics and cumulative time-dependent dielectric breakdown (TDDB) of both  $La_2O_3/Si_{0.3}Ge_{0.7}$  and  $La_2O_3/Si_p-MOSFETs$ , respectively. The almost identical gate current suggests the  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  channel has little negative effect as compared with the Si case. The same gate current is due to nearly the same work function of Si and SiGe [15] and conduction band difference between  $La<sub>2</sub>O<sub>3</sub>$  and Si or SiGe. The comparable gate oxide integrity is also evidenced from the nearly identical TDDB for  $La<sub>2</sub>O<sub>3</sub>$  on Si or SiGe.

We have further measured the quasi-static and high-frequency (100 KHz)  $C-V$  characteristics of both La<sub>2</sub>O<sub>3</sub>/Si and  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs and the results are shown in Fig. 2. The identical accumulation capacitance and the same small 10 meV hysteresis measured for both devices indicate that the using SiGe does not have any side effect. An EOT of  $\sim$ 16 Å is measured with a leakage current of 1.5  $\times$  10<sup>-4</sup> A/cm<sup>2</sup> at 1 V that is four orders of magnitude lower than  $SiO<sub>2</sub>$  at the same EOT. The smaller flat band voltage in  $La_2O_3/Si_{0.3}Ge_{0.7}$ devices may be due to the smaller energy bandgap, which gives additional flexibility to tune  $V_T$ .

Manuscript received August 13, 2002; revised September 16, 2002. The review of this letter was arranged by Editor B. Yu.



Fig. 1. (a) Gate leakage current and (b) cumulative TDDB of  $La_2O_3/Si$  and  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs under positive gate bias.



Fig. 2.  $C-V$  characteristics of La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> MOS capacitors.

Fig. 3 shows the  $I_D - V_D$  characteristics of 4  $\mu$ m La<sub>2</sub>O<sub>3</sub>/Si and  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs plotted at the same  $V_G-V_T$ . Although a relatively large junction leakage of  $1 \times 10^{-7}$  A/cm is measured, it can be lowered to  $1 \times 10^{-8}$  A/cm<sup>2</sup> using Ni gemeno-silicide, which was used in our previous study [14]. In addition to the good device  $I-V$  characteristics, the Si<sub>0.3</sub>Ge<sub>0.7</sub> has  $\sim$ 2 times higher current driving capability than the Si device at the same  $V_g$  of  $-2$  V. Because the La<sub>2</sub>O<sub>3</sub> was formed



Fig. 3.  $I_D - V_D$  characteristics of  $La_2O_3/Si$  and  $La_2O_3/Si_{0.3}Ge_{0.7}$ p-MOSFETs.



Fig. 4. (a)  $I_D - V_G$  characteristics and (b) the hole mobility of  $La_2O_3/Si$  and  $La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> p-MOSFETs.$ 

on Si and  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  on the same lot with identical inversion capacitance in Fig. 2, the higher hole current is not due to the different gate dielectric. The significantly higher hole current is especially important for high-speed circuit application, which is the fundamental motivation for continuously scaling down.

Because the improved hole current may come from both higher mobility and threshold voltage  $(V_T)$  difference, we have further measured the transfer  $I_D-V_G$  characteristics. Fig. 4(a)

and (b) shows the  $I_D-V_G$  and hole effective mobility for both  $La_2O_3/Si$  and  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs, respectively, where the  $V_T$  difference is also included for the mobility extraction. In addition to having a higher saturation hole current than  $La_2O_3/Si$  devices, the  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFETs have the same off-state current  $(I_{\rm OFF})$  and lower  $V_{\rm T}$ . The lower  $V_T$  in the La<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> device is due to the smaller energy bandgap in  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ . In addition to the small  $V<sub>T</sub>$  difference of 0.2 V, the large hole current improvement is primary coming from the higher mobility using  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ . A peak hole mobility of 31 cm<sup>2</sup>/V-s is obtained in the nitrided  $\text{La}_2\text{O}_3/\text{Si}$  p-MOSFET that is comparable with nitrided  $HfO<sub>2</sub>/Si$  [2]. In sharp contrast, the  $La_2O_3/Si_{0,3}Ge_{0,7}$  device has a higher hole mobility of 55 cm<sup>2</sup>/V-s that is 1.8 times higher than the  $La<sub>2</sub>O<sub>3</sub>/Si$  control devices without using SiGe. In addition to the comparable gate oxide integrity and  $I_{\text{OFF}}$ , the higher mobility and  $I_{\text{ON}}$  indicate that the superior device performance can be realized in nitrided high- $k$  La<sub>2</sub>O<sub>3</sub> p-MOSFETs using solid-phase epitaxy formed SiGe.

### IV. CONCLUSION

In addition to the almost identical gate oxide leakage current, capacitance density, TDDB, and  $I_{\text{OFF}}$ , we have achieved a  $\sim$ 2 times higher  $I_{\text{ON}}$  and high hole mobility of 55 cm<sup>2</sup>/V-s in nitrided  $\text{La}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}$  p-MOSFETs. The improved hole mobility in the  $La_2O_3/Si_{0.3}Ge_{0.7}$  p-MOSFET gives another step to realize high- $k$  gate dielectrics for VLSI integration.

### ACKNOWLEDGMENT

The authors would like to thank P. Mei from GlobiTech for the help and support.

#### **REFERENCES**

[1] Y. H. Kim, C. H. Lee, T. S. Jeon, W. P. Bai, C. H. Choi, S. J. Lee, L. Xinjian, R. Clarks, D. Roberts, and D. L. Kwong, "High-quality CVD TaN gate electrode for sub-100–nm MOS devices," in *IEDM Tech. Dig.*, 2001, pp. 667–670.

- [2] K. Oishi, C. S. Kang, R. Choi, H.-J. Cho, S. Gopalan, R. Nieh, E. Dharmarajan, and J. C. Lee, "Reliability characteristics, including NBTI, of polysilicon gate HfO<sub>2</sub> MOSFETs," in *IEDM Tech. Dig.*, 2001, pp. 659–662.
- [3] D. A. Buchanan, E. P. Gusev, E. Cartier, H. Okorn-Schmidt, K. Rim, M. A. Gribelyuk, A. Mocuta, A. Ajmera, M. Copel, S. Guha, N. Bojarczuk, A. Callegari, C. D'Emic, P. Kozlowski, K. Chan, R. J. Fleming, P. C. Jamison, I. Brown, and R. Arndt, "80-nm polysilicon gated n-FETs with ultrathin Al<sub>2</sub>O<sub>3</sub> gate dielectric for ULSI applications," in *IEDM Tech*. *Dig.*, 2000, pp. 223–226.
- [4] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high- $k$  Al<sub>2</sub>O<sub>3</sub> gate dielectric with good mobility and low  $D_{it}$ ," in *Symp. VLSI Technology*, 1999, pp. 135-136.
- [5] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, "High-quality  $La<sub>2</sub>O<sub>3</sub>$  and  $Al<sub>2</sub>O<sub>3</sub>$  gate dielectrics with equivalent oxide thickness 5–10 Å," in *Symp. VLSI Technology*, 2000, pp. 16–17.
- [6] Y. Taur and T. K. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 1998, p. 286.
- [7] S. Verdonckt-Vandebroek, E. F. Crabbe, B. S. Meyerson, D. L. Harame, P. J. Restle, J. M. C. Stork, and J. B. Johnson, "SiGe-channel heterojunction p-MOSFETs," *IEEE Trans. Electron Devices*, vol. 41, pp. 90–101, Jan. 1994.
- [8] R. S. Prassad, T. J. Thornton, S. Kanjanachuchai, J. Fernandez, and A. Matsumura, "Mobility degradation in gated Si: SiGe quantum wells with thermally grown oxide," *Electron. Lett.*, vol. 31, no. 21, pp. 1876–1878, 1995.
- [9] K. Goto, J. Murota, T. Maeda, R. Schutz, K. Aizawa, R. Kircher, K. Yokoo, and S. Ono, "Fabrication of a  $Si_{1-x}Ge_x$  channel metal–oxide-semiconductor field-effect transistor (MOSFET) containing high Ge fraction layer by low-pressure chemical vapor deposition," *Jpn. J. Appl. Phys.*, vol. 32, no. 1B, pp. 438–441, 1993.
- [10] Y. H. Wu, W. J. Chen, A. Chin, and C. Tsai, "The effect of native oxide on epitaxial SiGe from deposited amorphous Ge on Si," *Appl. Phys. Lett.*, vol. 74, no. 4, pp. 528–530, 1999.
- [11] Y. H. Wu and A. Chin, "High-temperature formed SiGe p-MOSFETs with good device characteristics," *IEEE Electron Device Lett.*, vol. 21, pp. 350–352, July 2000.
- [12] -, "Gate oxide integrity of thermal oxide grown on high temperature formed Si<sub>0.3</sub>Ge<sub>0.7</sub>," IEEE Electron Device Lett., vol. 21, pp. 113-115, Mar. 2000.
- [13] Y. H. Wu, A. Chin, and W. J. Chen, "Thickness-dependent gate oxide quality of thin thermal oxide grown on high-temperature formed SiGe," *IEEE Electron Device Lett.*, vol. 21, pp. 289–291, June 2000.
- [14] C. Y. Lin, W. J. Chen, C. H. Lai, A. Chin, and J. Liu, "Formation of Ni germano-silicide on single crystalline Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si," *IEEE Electron Device Lett.*, vol. 23, no. 8, pp. 464–466, 2002.
- [15] C. Salm, J. H. Klootwjik, Y. Ponomarev, P. W. M. Boos, D. J. Gravestejin, and P. H. Woerlee, "Gate current and oxide reliability in p<sup>+</sup> poly MOS capacitors with poly-Si and poly-Si<sub>0.7</sub>Ge<sub>0.3</sub>," *IEEE Electron Device Lett.*, vol. 19, pp. 213–215, July 1998.