

Vacuum 67 (2002) 641-645



www.elsevier.com/locate/vacuum

# Comparison of poly-Si films deposited by UHVCVD and LPCVD and its application for thin film transistors

D.Z. Peng<sup>a,\*</sup>, H.W. Zan<sup>a</sup>, P.S. Shih<sup>b</sup>, T.C. Chang<sup>c</sup>, C.W. Lin<sup>d</sup>, C.Y. Chang<sup>a</sup>

<sup>a</sup> Institute of Electronics, National Chiao Tung University, Taiwan
<sup>b</sup> Hannstar Display Corp., Taiwan

<sup>c</sup> Department of Physics, National Sun Yat-Sen University, Taiwan

<sup>d</sup> Thin Film Technology Development Department Flat Panel Display Development Division, Industrial Technology Research Institute, Electronics Research & Service Organization, Taiwan

# Abstract

The ultra-high vacuum chemical vapor deposition (UHVCVD) system can deposit poly-Si film without any laser or furnace annealing. The uniformity of threshold voltage and mobility is superior to that deposited by low-pressure chemical vapor deposition (LPCVD) system. However, due to the deposition in polycrystalline phase for UHVCVD, the film surface is rough and results in low field effect mobility compared to that obtained by LPCVD using disilane (Si<sub>2</sub>H<sub>6</sub>) in amorphous phase followed by solid phase crystallization (SPC). The on–off current ratio for UHVCVD deposited poly-Si thin film transistors (TFTs) is approximately one order smaller, however, the leakage current for LPCVD SPC TFTs is higher. In this experiment, NH<sub>3</sub> was introduced to both of the two samples to improve the device performance. It can be shown that improvements on device characteristics are more significant for UHVCVD deposited poly-Si TFTs, e.g. threshold voltage decreased dramatically and the on–off current ratio improved by two orders of magnitude. © 2002 Elsevier Science Ltd. All rights reserved.

Keywords: poly-Si; TFT; Ultra-high vacuum chemical vapor deposition (UHVCVD); Low-pressure chemical vapor deposition (LPCVD); Solid phase crystallization (SPC); Plasma passivation

### 1. Introduction

Polycrystalline silicon thin films deposited on SiO<sub>2</sub> surfaces are important materials for microelectronic manufacture. For some specific applications such as the thin film transistors (TFTs) made on glasses, a low-temperature deposition technique is desired. Many methods had been applied to prepare the channel film for fabricating poly-Si TFTs, such as solid phase crystallization (SPC)

\*Corresponding author. Fax: +886-3-571-5506.

E-mail address: dzpeng.ee87g@nctu.edu.tw (D.Z. Peng).

[1–3], excimer laser annealing (ELA) [4–6], and depositing poly films at reduced pressure without recrystallization [7]. The conventional method used the LPCVD technique to deposit amorphous silicon (a-Si) and then followed by long-term SPC to transform a-Si films to poly-Si films, the SPC process is time consuming (24–48 h), which may affect the throughput and thermal budget of fabrication. Another method used excimer laser to crystallize the a-Si channel film. ELA is a very promising technique for the fabrication of high-performance poly-Si TFTs. However, the deviation of energy within the laser beam causes

variation of grain size in the poly-Si, and the overlapped area between the beams will degrade the crystallization in the poly-Si film [8].

Recently, it was found that ultra-high vacuum chemical vapor deposition (UHVCVD) can deposit poly-Si film with high quality at lower temperature [9]. This approach deposits poly-Si films at reduced pressures, e.g. <1 m Torr, which is low compared to that of conventional LPCVD (normally > 100 m Torr) and leads to fine grain film growth below 550°C without employing further annealing treatments. This finding makes fabrication of low temperature possible, and yields high throughput, low thermal budget. The UHVCVD system features an ultra-clean growth environment (background pressure  $\sim 1 \times 10^{-8}$  Torr). The carbon and oxygen concentrations are below the SIMS detection limit [9]. However, due to the deposition in polycrystalline phase for UHVCVD at reduced pressure, the film surface is rough and higher defect-density at grain boundaries which will degrade the TFT performance. The weakness can be overcome by either enlarging the grain size [10], passivating the defect-state by plasma treatment [11] or smoothing the film surface [9,12,13].

In this work, p-channel poly-Si TFTs were fabricated. The channel films were prepared by LPCVD SPC using Si<sub>2</sub>H<sub>6</sub> and UHVCVD without crystallization, respectively. The TFT performance, effective trap-state density and trap-state density in band gap before and after plasma treatment, uniformity, variation of threshold voltage were compared for both LPCVD SPC poly-Si TFTs and UHVCVD deposited poly-Si TFTs.

# 2. Experimental details

Silicon wafer coated with a 500 nm thick thermal oxide was used as the substrate. Two methods were used to prepare the channel film. (a) 100 nm undoped a-Si film was deposited by LPCVD at  $460^{\circ}$ C using  $Si_2H_6$  as the depositing source. The deposition pressure is  $100 \, \text{m}$  Torr. The a-Si film was then recrystallized to poly-Si in  $N_2$  ambient for 24 h at  $600^{\circ}$ C by furnace. (b)  $100 \, \text{nm}$  undpoed poly-Si was grown by UHVCVD at

550°C using SiH<sub>4</sub> as the depositing source. Both of the two samples were then patterned and wet etching to form the active region. The 40 nm gate oxide was grown by Furnace in O2 ambient at 900°C and followed by 300 nm thick undoped poly-Si deposited by LPCVD at 620°C to serve as the gate electrode. After poly gate was patterned, self-aligned implant (BF<sub>2</sub>) was applied to form the p<sup>+</sup> source, drain and gate region. The postimplant annealing was performed in N2 ambient at 900°C for 30 min to activate the dopant atoms. The 100 nm plasma-enhanced chemical vapor deposition (PECVD) oxide was grown to form as the cap layer. Contact holes were defined. Al was evaporated and patterned followed by a 400°C sintering in N<sub>2</sub> ambient for 30 min. NH<sub>3</sub> plasma treatment was applied in PECVD system for both of the two samples, and the plasma power and temperature was 200 W and 300°C, respectively. The treatment time was 2h.

#### 3. Results and discussions

Fig. 1 shows the comparisons of typical  $I_d$ – $V_g$  curve for both UHVCVD deposited poly-Si TFTs and LPCVD SPC poly-Si TFTs before and after NH<sub>3</sub> plasma treatment, respectively. It can be seen that device performance before treatment is poorer




Fig. 1. Comparison of drain current,  $I_d$ , versus gate voltage,  $V_g$ , for LPCVD SPC poly-Si TFTs' and UHVCVD deposited poly-Si TFTs' before and after NH<sub>3</sub> plasma treatment; both are p-channel devices.

for UHVCVD deposited poly-Si TFTs, i.e. larger threshold voltage  $(V_{th})$  and subthreshold swing (SS), smaller field effect mobility ( $\mu_{EF}$ ) and on-off current ratio, as shown in Table 1. The poorer device performance for UHVCVD deposited poly-Si TFTs is due to more grain boundaries (smaller grain size, i.e. ~80 nm for UHVCVD deposited poly-Si film compared to that,  $\sim 1 \, \mu m$  for LPCVD SPC poly-Si film) which result in increased trapstate density, therefore the increased  $V_{th}$  as well as larger SS, as shown in Fig. 2 for calculated trapstate density in band gap [14]. The effective trapstate density [15] is also shown in Table 1 which is consistent with Fig. 2. To reduce the trap-state density, the NH<sub>3</sub> plasma treatment was introduced to improve device performance, which can passivate the dangling bonds of poly-Si in grain boundaries and gate oxide interface. Fig. 1 illustrates also the transfer curve after NH3 treatment for UHVCVD deposited poly-Si TFTs and LPCVD SPC poly-Si TFTs. We can find that device performance improves after plasma treatment, moreover, improvement for UHVCVD deposited poly-Si TFTs is more significant, which can also be verified in Fig. 3. The trap-state density after NH<sub>3</sub> treatment is almost identical for UHVCVD deposited poly-Si TFTs and LPCVD SPC poly-Si TFTs. Table 1 also lists some parameters for both devices. Note that after NH<sub>3</sub> treatment, the on-off current ratio is almost the same ( $\sim 10^8$ ) which is a consequence of decreased trap-state density, but the field effect mobility is, however, still low for UHVCVD deposited poly-Si TFTs. The smaller mobility is attributed to the rougher surface obtained by as-deposited poly-Si in UHVCVD system. Fig. 4 show the atomic force




Fig. 2. The density of states in band gap of p-channel device for UHVCVD deposited poly-Si TFT and LPCVD SPC poly-Si TFT.





Fig. 3. Comparison of trap-state density after plasma treatment for UHVCVD deposited poly-Si TFT and LPCVD SPC poly-Si TFT.

Table 1
Comparison of poly-Si TFT parameters for LPCVD SPC TFT and UHVCVD deposited poly-Si films before and after plasma treatment

Poly-Si film by	$\mu_{\rm EF}~({\rm cm}^2/{\rm Vs})$	SS (V/decade)	$N_{\rm t}~(\times 10^{12}{\rm cm}^{-2})$	$I_{\min}$ (pA)	$V_{\text{th}}$ (V)	On/off current ratio
LPCVD	78.8	0.39	3.7	306	-2.86	$4.30 \times 10^{6}$
LPCVD (NH <sub>3</sub> )	106	0.16	2.1	14	-1.07	$1.08 \times 10^{8}$
UHVCVD	5.0	1.55	9.4	145	-6.28	$5.51 \times 10^{5}$
UHVCVD (NH <sub>3</sub> )	25	0.31	3.0	4.1	-1.16	$1.37 \times 10^{8}$

All values are evaluated at  $V_d = -0.5 \, \text{V}$  except the trap-state density ( $N_t$ ) and on ( $V_g = -15 \, \text{V}$ )/off ( $I_{\text{min}}$ ) current ratio are determined at  $V_d = -0.1$  and  $-5 \, \text{V}$ , respectively.







Fig. 4. The surface morphology of (a) LPCVD SPC poly-Si film and (b) UHVCVD deposited poly-Si film, which have the average roughness of (a) 1.7 nm and (b) 3.5 nm observed by atomic force microscope.

microscope (AFM) pictures for UHVCVD grown poly-Si film and LPCVD SPC poly-Si film, it can be seen that the as-deposited UHVCVD grown poly-Si has larger mean roughness (3.5 nm) than that of LPCVD SPC poly-Si film (1.7 nm). Another benefit for UHVCVD deposited poly-Si is the uniformity consideration. Fig 5 shows the variation of field effect mobility and threshold voltage over the wafer for UHVCVD deposited poly-Si TFTs and LPCVD SPC TFTs. The two parameters were measured over the entire 3 in wafer for 21 points uniformly distributed. We can






Fig. 5. (a) Uniformity of UHVCVD deposited poly-Si TFT with  $V_{\rm th}=-6.29\pm0.16$  V and mobility =  $4.51\pm0.47$  cm<sup>2</sup>/V s ( $\pm10\%$ ). (b) Uniformity of LPCVD SPC poly-Si TFT with  $V_{\rm th}=-3.79\pm0.23$  V and mobility =  $38.01\pm8.21$  cm<sup>2</sup>/V s ( $\pm21\%$ ).

see that uniformity of UHVCVD deposited poly-Si TFTs ( $V_{\rm th} = -6.29 \pm 0.16 \, \text{V}$ ,  $U = 4.51 \pm 0.47$ , 10%) is better than that of LPCVD SPC TFTs ( $V_{\rm th} = -3.79 \pm 0.23 \, \text{V}$ ,  $U = 38.01 \pm 8.21$ , 21%).

# 4. Conclusion

In this work, it has been shown that UHVCVD deposited poly-Si TFTs after plasma treatment have almost the same trap-state density as well as threshold voltage ( $\sim$  -1.1 V) and on/off current ratio (10<sup>8</sup>) as the LPCVD SPC poly-Si TFTs. Moreover, UHVCVD deposited poly-Si film does not need long time recrystallization, and the uniformity is better than that of LPCVD SPC poly-Si film. However, the mobility of UHV/CVD deposited poly-Si TFT after plasma treatment is still smaller compared with LPCVD SPC poly-Si TFT. This is due to the rough surface in the poly-Si film deposited by UHVCVD, and it can be solved if chemical mechanical polish (CMP) is used, which may help improve device characteristics for UHVCVD deposited poly-Si TFTs.

# Acknowledgements

The authors would like to acknowledge the financial support of the National Science Council (NSC) under Contract No. NSC 90-2215-E009-076.

#### References

- [1] Nakazawa K. J Appl Phys 1991;69(3):1703.
- [2] Hasegawa S, Watanabe S, Inokuma T, Kurata Y. Appl Phys 1993:62(11):1218.
- [3] Hasegawa S, Watanabe S, Inokuma T, Kurata Y. J Appl Phys 1995;77(5):1938.
- [4] Shimizu K, Sugiura O, Matsumura M. IEEE Trans Electron Devices 1993;40(1):112.
- [5] Im JS, Kim HJ. Appl Phys Lett 1994;64:2303.
- [6] Mei P, Boyce JB, Hack M, Lujan RA, Johnson RI, Anderson GB, Fork DK, Ready SE. Appl Phys Lett 1994;64:1132.
- [7] Voultsas AT, Hatalis MK. J Electrochem Soc 1992; 139:2659.
- [8] Hashizume T, Inoue S, Inami T, Nakazawa T, Yudasaka I, Ohshima H. Conference of the Solid State Devices and Materials, 1991. p. 638.
- [9] Lin HY, Chang CY, Lei TF, Cheng JY, Tseng HC, Chen LP. Jpn J Appl Phys 1997;36(7):4278.
- [10] Kubo N, Kusumoto N, Inushima T, Yamazaki S. IEEE Trans Electron Devices 1994;41(10):1876.
- [11] Yin A, Fonash SJ. IEEE Electron Device Lett 1994; 15(12):502.
- [12] Takahashi H, Kojima Y. Appl Phys Lett 1994;64(17):2273.
- [13] Chang CY, Lin HY, Lei TF, Cheng JY, Chen LP, Dai BT. IEEE Electron Device Lett 1996;17(3):100.
- [14] Fortunato G, Migliorato P. Appl Phys Lett 1986; 49(16):1025.
- [15] Levinson J, Shepherd FR, Scanlon PJ, Westwood WD, Este G, Rider M. J Appl Phys 1982;53(2):1193.