# Investigation of Inductively Coupled Plasma Gate Oxide on Low Temperature Polycrystalline-Silicon TFTs

Chang-Ho Tseng, Ting-Kuo Chang, Fang-Tsun Chu, Jia-Min Shieh, Bau-Tong Dai, *Member, IEEE*, Huang-Chung Cheng, *Member, IEEE*, and Albert Chin, *Senior Member, IEEE* 

Abstract—By optimizing the inductively coupled plasma (ICP) oxidation condition, a thin oxide of 10 nm has been grown at 350°C to achieve excellent gate oxide integrity of low leakage current  $< 5 \times 10^{-8} \text{ A/cm}^2$  (at 8 MV/cm), high breakdown field of 9.3 MV/cm and low interface trap density of  $1.5 \times 10^{11}/\text{eV cm}^2$ . The superior performance poly-Si TFTs using such a thin ICP oxide were attained to achieve a high ON current of 110  $\mu$ A/ $\mu$ m at  $V_D = 1$  V and  $V_G = 5$  V and the high electron field effect mobility of 231 cm<sup>2</sup>/V · s.

*Index Terms*—Breakdown field, gate oxide, inductively coupled plasma (ICP), leakage current, thin-film transistor (TFT).

## I. INTRODUCTION

IRECT oxidation to obtain thin and reliable gate oxide is the future scaling trend of poly-Si thin-film transistors (TFTs) [1]. To achieve this goal, plasma oxidation is one of the potential candidates due to its low process temperatures and good reliability as compared with furnace-formed gate oxides [2]–[7]. Among various plasma deposition methods, inductively coupled plasma (ICP) oxidation is very attractive due to its remote plasma source that has smaller plasma damage to gateoxide during oxidation. In addition, ICP also has advantages of high radical concentrations, low plasma sheath voltage, and the capability of good uniformity over large area that is important for TFT manufacturing. Nevertheless, few studies of the ICP plasma oxide on the low temperature poly-Si TFTs were reported. In this letter, we report a thin 10 nm-thick gate oxide formed by low temperature ICP Ar/O<sub>2</sub> oxidation. By optimizing the oxidation condition, excellent gate oxide integrity of high breakdown field, low leakage current and small interface trap density are obtained simultaneously. High performance low temperature poly-Si TFTs are also achieved by using the very thin 10-nm ICP gate oxide. These results suggest the good possibility integrate ICP for next generation TFTs manufacturing with the thin gate oxide.

Manuscript received February 11, 2002; revised April 2, 2002. This work was supported by the National Science Council of Taiwan, R.O.C., under Contract NSC-90-2215-E-009-068. The review of this paper was arranged by Editor T-J. King.

C.-H. Tseng, T.-K. Chang, F.-T. Chu, H.-C. Cheng, and A. Chin are with the Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C.

J.-M. Shieh and B.-T. Dai are with the National Nano Device Laboratories, Hsinchu, Taiwan, R.O.C.

Publisher Item Identifier S 0741-3106(02)05350-8.



Fig. 1. The breakdown field of ICP oxide film as a function of O<sub>2</sub> percentage in Ar/O<sub>2</sub> gas mixtures. The total gas flow rate is 150 sccm. The breakdown field is determined at a current density of  $1 \,\mu$ A/cm<sup>2</sup>. The inserted figure is the J-E characteristics of gate oxide formed at optimized condition.

# **II. EXPERIMENTS**

The TFTs were fabricated on 4-in thermally oxidized Si wafers. We have first deposited amorphous Si on thermally oxidized Si with 100 nm thickness and crystallized by KrF excimer laser at 320 mJ/cm<sup>2</sup> energy density and 400°C substrate heating [8], [9]. Then, 10 nm-thick gate oxide was formed by ICP oxidation with oxygen and argon mixtures. The  $Ar/O_2$ ICP oxidation was performed at 350°C substrate heating, 5 mtorr plasma pressure and 900 W RF power. To optimize the quality of gate-oxide, various O<sub>2</sub> percentage diluted by Ar were investigated with a fixed total flow rate of 150 sccm. For the comparison, gate oxide formed by PECVD TEOS was also studied with a larger 100 nm thickness and a higher 400 °C substrate heating. A 200 nm-thick poly-Si was deposited and patterned for gate electrode. A self-aligned P<sup>+</sup> implantation was performed at a  $5 \times 10^{15}$ /cm<sup>2</sup> dosage and 40 keV energy. Dopant activation was performed at 600 °C furnace annealing at N<sub>2</sub> ambient for 12 h after depositing a 400-nm oxide passivation layer. Then, 500 nm Al was deposited and patterned as electrode after contact hole definition. Sintering was carried out at 400 °C for 30 min. without using hydrogenation plasma to passivate grain boundary or interface.



Fig. 2. Quasi-frequency and high-frequency (100 KHz) C-V characteristics of gate oxide formed with 10% O<sub>2</sub> in gas mixtures (a) before and (b) after 600 °C furnace annealing for 6 h. The inserted figure shows the interface trap density dependence on O<sub>2</sub>% in gas mixtures.

# **III. RESULTS AND DISCUSSION**

Fig. 1 shows the breakdown field of gate oxide formed by ICP at various Ar/O<sub>2</sub> ratios. The gate-oxide shows a general trend of improving breakdown field as decreasing O<sub>2</sub> content in plasma gas mixtures except the lowest one. It is well known that noble gas can enhance the dissociation of reaction gas in plasma and the density of oxide. A maximum breakdown field as high as 9.3 MV/cm is achieved by ICP oxidation under an optimum O2 concentration of 10% in gas mixtures with an oxidation rate of 6.3 Å/min. We also inserted the measured J-E characteristics of gate oxide formed in the optimized condition. Good gateoxide quality is evidenced from the small leakage current of  $< 5 \times 10^{-8}$  A/cm<sup>2</sup> at electric field of 8 MV/cm followed on F–N tunneling at higher field. The small pre-F-N tunneling current suggests the low trap density inside the oxide for trap-assisted tunneling, which also suggests high quality oxide can be formed by ICP [10]-[12].

We further used capacitance–voltage (C-V) measurement to evaluate the gate oxide quality. Figs. 2(a) and 2(b) show the quasistatic and high frequency C-V characteristics of ICP oxide formed with 10% O<sub>2</sub> in gas mixtures before and after 600 °C post annealing for 6 h used for implantation activation. The

TABLE I SUMMARY OF DEVICE CHARACTERISTICS OF MOS CAPACITOR AND POLY-SI TFTS. THE BREAKDOWN FIELD OF MOS CAPACITOR IS DEFINED AT 1 $\mu$ A/cm<sup>2</sup> LEAKAGE CURRENT DENSITY. THE THRESHOLD VOLTAGE WAS DEFINED AT  $I_D$ OF 10 NA  $\times$  W/L AND  $V_D$  OF 1 V. THE  $I_{\rm ON}$  AND  $I_{\rm OFF}$  CURRENTS ARE MEASURED AT  $V_G$  = 5 V AND  $V_D$  = 1 V. THE MAXIMUM FIELD EFFECT MOBILITY WAS MEASURED AT  $V_D$  = 0.1 V

· · · · · · · · · · · · · · · · · · ·					
MOS capacitor			Poly-Si TFT (L = 2 $\mu$ m)		
	As deposited	After 600°C, 6 hrs annealing		PECVD TEOS oxide TFT	ICP Ar/O <sub>2</sub> plasma oxide TFT
Flat band Voltage (V)	-0.64	-0.98	Threshold Voltage (V)	-1.35	0.42
Interface trap state density (1/eV-cm <sup>2</sup> )	2.6×10 <sup>11</sup>	1.5×10 <sup>11</sup>	Sub-threshold Swing (V/dec.)	0.626	0.207
Breakdown Field (MV/cm)	9.3	9.0	Maximum Field effect mobility (cm <sup>2</sup> /V.s)	58.4	231
Oxide charge density (1/cm <sup>2</sup> )	-4.2×10 <sup>10</sup>	5.6×10 <sup>11</sup>	I <sub>ON</sub> / W (μA/μm)	2.5	110
Doping concentration $(N_A)(1/cm^3)$	2.5×10 <sup>15</sup>	2.8×10 <sup>15</sup>	I <sub>ON</sub> / I <sub>OFF</sub> (×10 <sup>7</sup> )	0.89	1.24



Fig. 3.  $I_D/C_{OX}$  and  $(V_G - V_T)$  transfer characteristics of poly-Si TFTs with ICP Ar/O<sub>2</sub> gate oxide and PECVD TEOS oxide.

obtained oxide charge density and interface trap density from C-V curves are summarized in Table I. The ICP oxide shows a small interface trap density of  $2.6 \times 10^{11}$ /eV · cm<sup>2</sup> for as-grown oxide; the annealing has a small effect on interface trap density improvement. These results indicate good oxide interface can be achieved by ICP oxidation and exhibit as good interface quality as previously reported Kr/O2 plasma oxide [7]. However, as shown in the insert figure, the interface trap density increases rapidly as increasing  $O_2$  content in gas mixtures that is consistent with the decreasing trend of breakdown field shown in Fig. 1. The achieved good gate oxide integrity [10]–[12] of low interface trap density, high breakdown electric field and the low leakage current of ICP Ar/O2 oxide are promising for further scaling down the gate oxide thickness in low temperature poly-Si TFTs [1]. It is noticed that the inversion capacitance in Fig. 2(a) is less than the value under accumulation. Similar result is also reported in the literature [13] and is attributed to the effect of minority carrier generation rate. Because the oxygen plasma may damage the underneath Si and create traps, this may

reduce the minority carrier generation rate and gives lower inversion capacitance.

Fig. 3 shows the  $I_D/C_{ox}$  and  $(V_G - V_T)$  transfer characteristics of poly-Si TFTs with either 10 nm ICP Ar/O<sub>2</sub> gate oxide or 100-nm PECVD TEOS oxide. The important device parameters are listed again in Table I for comparison. It notices that the oxide thickness is normalized even though the PECVD oxide requires large thickness to achieve good dielectric integrity. The TFT formed by ICP Ar/O2 oxide exhibits high ON current of 110  $\mu$ A/ $\mu$ m, low sub-threshold swing of 0.207 V/dec and high electron field effect mobility of 231  $\text{cm}^2/\text{V} \cdot \text{s}$  that demonstrate the excellent TFT device performance and are better than PECVD oxide formed TFT. The improved mobility by ICP oxidation may be caused by the high density O2 plasma oxidation to eliminate the dangling bonds in the polycrystal grain [14]. The good TFT device performance using such a thin 10-nm ICP oxide indicates the high possibility to integrate ICP oxidation for future TFT manufacturing.

## **IV. CONCLUSIONS**

We have investigated the ICP  $Ar/O_2$  oxide for TFT application. Good gate-oxide integrity of low-leakage current, high breakdown field and low interface trap density are obtained using 10-nm ICP  $Ar/O_2$  oxide. High performance poly-Si TFTs were also achieved by using ICP  $Ar/O_2$  oxide with low threshold voltage and high electron-field effect mobility. Such the high performance poly-Si TFTs are promising for the application of integrated circuits on LCD panel.

#### ACKNOWLEDGMENT

The authors would like to thank the SRC fo NCTU and NDL for their technical support.

#### REFERENCES

- T. Nishibe, "Low-temperature poly-Si TFT by excimer laser annealing," in *Mat. Res. Soc. Symp. Proc.*, vol. 685E, 2001, pp. D6.1.1–D6.1.5.
- [2] J. W. Lee, N. I. Lee, and C. H. Han, "Improved stability of short-channel hydrogenated N-channel polycrystalline silicon thin-film transistors with very thin ECR N<sub>2</sub>O-plasma gate oxide," *IEEE Electron Device Lett.*, vol. 19, pp. 458–460, Dec. 1998.
- [3] J. Y. Lee, C. H. Han, and C. K. Kim, "ECR plasma oxidation effects on performance and stability of polysilicon thin film transistors," in *IEDM Tech. Dig.*, 1994, pp. 523–526.
- [4] C. Martinet and R. A. B. Devine, "Low-temperature oxidation of Si in a microwave electron cyclotron resonance excited O<sub>2</sub> plasma," *Appl. Phys. Lett.*, vol. 67, pp. 3500–3502, 1995.
- [5] Y. W. Choi, S. W. Park, and B. T. Ahn, "Effects of electron cyclotron resonance plasma thermal oxidation on the properties of polycrystalline silicon film," *Appl. Phys. Lett.*, vol. 74, pp. 2693–2695, 1999.
- [6] Y. W. Choi and B. T. Ahn, "A study on the oxidation kinetics of silicon in inductively coupled oxygen plasma," *J. Appl. Phys.*, vol. 86, pp. 4004–4007, 1999.
- [7] T. Ueno, A. Moriaka, S. Chikamura, and Y. Iwasaki, "Low-temperature and low-activation-energy process for the gate oxidation of Si substrates," *Jpn. J. Appl. Phys.*, vol. 39, pp. L327–L329, 2000.
- [8] C. W. Lin, M. Z. Yang, C. C. Yeh, L. J. Cheng, T. Y. Huang, H. C. Cheng, H. C. Lin, T. S. Chao, and C. Y. Chang, "Effect of plasma treatments, substrate types and crystallization methods on performance and reliability of low temperature polysilicon TFTs," in *IEDM Tech. Dig.*, 1999, pp. 305–308.
- [9] C. H. Tseng, C. W. Lin, T. K. Chang, H. C. Cheng, and A. Chin, "Effects of excimer laser dopant activation on the low temperature polysilicon thin-film transistors with lightly doped drains," *Electrochem. Solid-State Lett.*, vol. 4, no. 11, pp. G94–G97, 2001.
- [10] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high-K Al<sub>2</sub>O<sub>3</sub> gate dielectric with good mobility and low D<sub>it</sub>," in Symp. VLSI Technol., Japan, June 1999, pp. 133–134.
- [11] B. C. Lin, Y. C. Cheng, A. Chin, T. Wang, and C. Tsai, "The deuterium effect on SILC," in *Proc. 30th Solid State Devices and Materials (SSDM) Conf.*, Hiroshima, Japan, Sept. 1998, pp. 110–111.
- [12] A. Chin, B. C. Lin, W. J. Chen, Y. B. Lin, and C. Tsai, "The effect of native oxide on thin gate oxide integrity," *IEEE Electron Device Lett.*, no. 19, pp. 426–428, Nov. 1998.
- [13] J. Campi, Y. Shi, Y. Luo, F. Yan, and J. H. Zhao, "Study of interface state density and effective oxide charge in post-metallization annealed SIO/SIC structures," *IEEE Trans. Electron Devices*, no. 46, pp. 4511–519, Mar. 1999.
- [14] J. Y. Lee, C. H. Han, C. K. Kim, and B. K. Kim, "Effects of electron cyclotron resonance plasma thermal oxidation on the properties of polycrystalline silicon film," *Appl. Phys. Lett.*, vol. 67, pp. 1880–1882, 1995.