Characterization and Modeling of Edge Direct Tunneling (EDT) Leakage in Ultrathin Gate Oxide MOSFETs

K. N. Yang, H. T. Huang, *Student Member, IEEE*, M. J. Chen, *Senior Member, IEEE*, Y. M. Lin, M. C. Yu, S. M. Jang, Douglas C. H. Yu, and M. S. Liang

Abstract—This paper examines the edge direct tunneling (EDT) of electron from n⁺ polysilicon to underlying n-type drain extension in off-state n-channel MOSFET's having ultrathin gate oxide thicknesses (1.4–2.4 nm). It is found that for thinner oxide thicknesses, electron EDT is more pronounced over the conventional gate-induced-drain-leakage (GIDL), bulk band-to-band tunneling (BTBT), and gate-to-substrate tunneling, and as a result, the induced gate and drain leakage is better measured per unit gate width. A physical model is for the first time derived for the oxide field $E_{\rm OX}$ at the gate edge by accounting for electron subband in the quantized accumulation polysilicon surface. This model relates $E_{\rm OX}$ to the gate-to-drain voltage, oxide thickness, and doping concentration of drain extension. Once E_{OX} is known, an existing DT model readily reproduces EDT I-V consistently and the tunneling path size extracted falls adequately within the gate-to-drain overlap region. The ultimate oxide thickness limit due to EDT is projected as well.

Index Terms—Author: Please e-mail keywords@ieee.org for more info..

I. INTRODUCTION

▶ HE off-state drain leakage is one of the big issues for aggressively shrunk MOSFET's. The well recognized mechanisms are the gate-induced-drain-leakage (GIDL) [1], [2], the bulk band-to-band tunneling (BTBT) [3], and the drain-induced-barrier-lowering (DIBL) enhanced subthreshold conduction. In the case of reverse substrate bias for suppression of DIBL or subthreshold leakage, the bulk BTBT dominates [4]. On the other hand, the gate leakage due to direct tunneling (DT) [5] was measured per unit oxide area and a certain criterion of 1 A/cm² set the ultimate limit of scalable oxide thicknesses [6], [7]. Recently, Yang et al. [8] have originally explored a dominant off-state leakage component via edge direct tunneling (EDT) of electron from n⁺ polysilicon to underlying n-type drain extension. Also carried out in [8] is the I-V modeling obtained by following the procedure in [9], [10]. However, some parameters of great relevance were not clarified yet, such as the tunneling path area and the dopant

Manuscript received August 21, 2000; revised November 2, 2000. This work was supported by the National Science Council under Contract 89-2215-E-009-049. The review of this paper was arranged by Editor C.-Y. Lu.

K. N. Yang, H. T. Huang, and M. J. Chen are with the Reliability Physics Laboratory and Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

Y. M. Lin, M. C. Yu, S. M. Jang, D. C. H. Yu, and M. S. Liang are with the Research and Development Department, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C.

Publisher Item Identifier S 0018-9383(01)03245-2.




Fig. 1. (a) HRTEM images of three nMOSFET gate stacks. $T_{\rm OX}$ values extracted from the canvases correspond to 2.16, 1.88, and 1.49 nm, respectively. (b) The oxide thickness extraction using C-V method was based on van Dort's model [13] and successive researchers [14], [15]. Best fitting produces $T_{\rm OX}$ of 2.3, 2.05, and 1.5 nm, respectively. (c) I-V fitting to find $T_{\rm OX}$. $T_{\rm OX}$ values extracted by electron DT model [9], including quantization effect in accumulation layer under V_G < $V_{\rm FB}$ are 2.40, 2.15, and 1.47 nm, respectively.

concentration of drain extension. In particular, the oxide field is an essential input parameter to the DT I-V model in [9],




Fig. 2. Comparing $T_{\rm OX}$ extracted from several techniques.

[10], and is usually gained by means of the so-called C-V integration technique [11]. However, unlike the whole area counterpart, it is impossible to assess such oxide field at the gate edge for the situation that the overlap capacitance is too small to detect using present C-V equipment.

In this paper, we report that as scaled gate oxide thickness approaches the DT regime, the EDT of electron from n⁺ polysilicon to underlying n-type drain not only dominates the gate leakage, but also can prevail over the conventional GIDL, in agreement with [8]. This phenomenon is more pronounced for thinner oxide thicknesses, and EDT can even compete over the bulk BTBT in the case of reverse substrate bias not mentioned in [8]. It is clarified that the gate leakage in stand-by mode indeed originates from the edge part rather than the whole gate oxide, and thus should be measured per unit gate width rather than per unit oxide area as in [6], [7]. Also presented is a physical model for the first time derived for the oxide field $E_{\rm OX}$ at the gate edge by accounting for electron subband in the quantized accumulation polysilicon surface. This model is valuable in enabling consistently the reproduction of EDT I-V, the extraction of EDT path size and dopant concentration of drain extension, and even the projection of ultimate oxide thickness.

II. EXPERIMENT AND CHARACTERIZATION

The n⁺ poly-gate nMOSFET's were fabricated by a 0.18-um process technology [12]. The gate oxides were grown in dilute wet oxygen ambient to three different thicknesses. The gate dimension was drawn to $100 \times 100 \ \mu \text{m}^2$. Accurate determination of ultrathin oxide thickness $T_{\rm OX}$ is strongly demanded. Three techniques in terms of high resolution TEM (HRTEM), polysilicon depletion and quantum mechanics (QM) corrected C-V [13]–[15], and DT I-V [9] were adopted as shown in Fig. 1, through which consistent results were achieved as compared in Fig. 2. Fig. 1(a) just shows highly-localized HRTEM cross section while the variation across the wafer is depicted in Fig. 2 in terms of a bar. Our C-V data in Fig. 1(b) was measured in parallel mode with 1-MHz AC frequency. QM corrected C-V fitting based on van Dort's model for surface quantization [13], [14] was carried out to extract physical $T_{\rm OX}$. In particular, the singular point problem encountered around the flat-band voltage $V_{\rm FB}$ was eliminated by adopting a modified version [15]. In Fig. 1(b), C–V fitting for $T_{\rm OX}=1.47$ nm is limited to nondistorted range, $-1.4 \text{ V} < V_G < 0.6 \text{ V}$, where the tunneling current effect or others can be neglected. C-V fitting




Fig. 3. (a) Band diagram located at channel region far from drain extension. Accumulation hole DT $(I_{\rm AHDT})$ and accumulation electron DT current $(I_{\rm AEDT})$ both contribute to gate-to-substrate tunneling current. (b) Schematic cross section near gate/drain overlap region under $V_G < 0$ V and $V_D = -V_G$. Different tunneling paths are shown. (c) Band diagram located at gate/drain overlap region, showing EDT and GIDL under off-state condition.

in Fig. 1(b) also produced the n⁺ polysilicon dopant concentration $N_{\rm poly}=6\times 10^{19}~{\rm cm^{-3}}$ and the effective channel dopant concentration $N_{\rm well}=5\times 10^{17}~{\rm cm^{-3}}$, all being found to be consistent with the SIMS doping profile. In Fig. 1(c), the devices were biased in poly accumulation (negative gate voltage, $V_G < V_{\rm FB}$) with source, drain, and p-well tied to ground, and the oxide field strength $E_{\rm OX}$ was obtained in advance by means of the C-V integration technique [11]. With the effective mass $m_{\rm oxe}=0.61~m_o$ for Franz-type dispersion relationship in the oxide, the conduction electron DT I-V fitting in Fig. 1(c) extracted $T_{\rm OX}=1.47, 2.15,$ and 2.40 nm from three samples. Note that as all data go closer to the straight line with the unity slope in Fig. 2, more confidence for DT I-V extracted $T_{\rm OX}$, as well as its subsequent applications in consistently calculating the EDT current of electron from n⁺ polysilicon to underlying n-type drain, can all be ensured.

Fig. 3 illustrates the tunneling leakage paths and related band diagrams. With source open and under $V_G = -V_D$, the




Fig. 4. Displaying the measured terminal currents versus $V_{\rm DG}$ for three different $T_{\rm OX}$ (a), (b), and (c) under $V_G = -V_D$ and source open. The aspect ratio $W/L = 10~\mu$ m/0.5 μ m. (a) EDT dominates the drain leakage in 1 V < $V_{\rm DG}$ < 1.8 V. (b) The edge tunneling mechanism dominates I_D for 0 V < $V_{\rm DG}$ < 2.2 V, and GIDL constitutes drain leakage for $V_{\rm DG}$ > 2.2 V. (c) The edge tunneling mechanism prevails over the drain leakage current. Note that gate-to-substrate tunneling is an important leakage source for I_B in 0.5 V < $V_{\rm DG}$ < 2 V.

measured drain current I_D , gate current I_G , and bulk current I_B are plotted in Fig. 4 versus $V_{\rm DG}$ for three different oxide thicknesses. Fig. 4 reveals that the drain current primarily comprises the GIDL, the bulk BTBT, and the gate current, implying the EDT as the origin of the latter component. It can be observed that the EDT dominates the gate leakage, and there exists a certain range where the EDT prevails over the conventional GIDL and bulk BTBT. This phenomenon is more pronounced for thinner oxide thicknesses. In Fig. 4(c) for 1.47 nm thick oxide, the polarity of the bulk current is reversed due to gate-to-substrate tunneling.

With source grounded and $V_D=1$ V, the measured terminal currents versus both polarities of V_G are plotted in Fig. 5 for substrate bias $V_B=0$ and -1 V. Obviously, for $T_{\rm ox}=2.40$ nm the bulk BTBT at $V_B=-1$ V dominates the drain leakage in




Fig. 5. Measured terminal current versus gate voltage. The aspect ratio $W/L=10~\mu{\rm m}/~0.5~\mu{\rm m}$. With source grounded and $V_D=1$ V, (a)–(c) shows the measured terminal currents versus both polarities of V_G for substrate bias $V_B=0$ and -1 V. (b) and (c) exhibits that off-state drain current does not come from GIDL or bulk BTBT but EDT due to the evidence, $I_G\sim I_D$.

 $-0.5\,\mathrm{V} < V_G < 0\,\mathrm{V}$, while such role is replaced by EDT for thinner oxides. In Fig. 5(b) and (c), $I_D \simeq I_G$ for $V_G < 0\,\mathrm{V}$, which seems to be unchanged with and without substrate bias, supporting the EDT mechanism responsible. This implies that EDT is only dependent on the vertical electrical field but not the lateral electrical field; that is, the edge tunneling can be assumed as one-dimensional approximation. Besides, we found experimentally that the EDT leakage is indeed proportional to the gate width, regardless of the aspect ratio (W/L). This means that the gate leakage in stand-by mode (i.e., only source and gate tied to ground) should be adequately measured per unit gate width.

III. EDT MODEL

An analytic electron DT model [9] was again employed in this study. One essential physical parameter, namely, oxide field $E_{\rm OX}$ at the gate edge, has to be estimated under each value of $V_{\rm GD}$. In our work, the mentioned C-V integration technique failed to extract $E_{\rm OX}$ because EDT occurs only within the area of gate/drain overlap region and it is difficult to measure such small capacitance in the overlap part. First of all, oxide field at the gate edge can be obtained by solving the following equation:

$$V_{\rm DG} - V_{\rm FB}(\cong 0) = V_{\rm poly} + T_{\rm OX} E_{\rm OX} + V_{\rm DE}$$
 (1)

where $V_{\rm poly}$ is the potential drop in the polysilicon and $V_{\rm DE}$ is that in the drain extension region. The charge Q available for the tunnel process is modeled as field induced, i.e.,

$$Q = \epsilon_{\rm OX} E_{\rm OX}.$$
 (2)

Due to the lowest quantized energy, the accumulated electrons mainly fill in the first subband. Thus, relating this sheet charge density to the number of occupied subband states constructs the charge conservation relationship

$$q(E_{\rm FN} - E_1) \frac{\eta m_{S_i,||}}{\pi \hbar^2} = \epsilon_{\rm OX} E_{\rm OX}$$
 (3)

where $E_{\rm FN}$ is the quasi-Fermi level in the n⁺-polysilicon and η is the degeneracy factor. Using triangle-like electrostatic potential approximation to the polysilicon surface, the quantized energy of the first subband, can be calculated directly with Sommerfeld-Wilson's quantization rule

$$E_1 = \left(\frac{\hbar^2}{2m_{S_i,\perp}}\right)^{1/3} \left(\frac{9\pi q \epsilon_{\text{OX}}}{8\epsilon_{S_i}} E_{\text{OX}}\right)^{2/3}.$$
 (4)

Applying the first subband approximation to the accumulated n⁺ poly gate and the deep depletion approximation to the underlying drain extension region as shown in Fig. 6, we get

$$V_{\text{poly}} \simeq E_{\text{FN}}/q = \epsilon_{\text{OX}} E_{\text{OX}} \frac{\pi \hbar^2}{q^2 \eta m_{S_i,\parallel}} + E_1/q$$
 (5)

$$V_{\rm DE} = \frac{\epsilon_{\rm OX}^2 E_{\rm OX}^2}{2q\epsilon_{S_i} N_{\rm DE}} \tag{6}$$

where $N_{\rm DE}$ is the dopant concentration of drain extension. Here, $m_{S_i,\perp}=0.32, m_o, m_{S_i,\parallel}=0.25 m_o$, and $\eta=4$ were used to approximate the band-structure for $\langle 110 \rangle$ oriented n⁺-polysilicon grains [9]. As a result, (1) can further be rearranged as

$$V_{\rm DG} = a_1 E_{\rm OX} + a_2 E_{\rm OX}^2 + a_3 E_{\rm OX}^{2/3} \tag{7}$$

where

$$a_1 = T_{\text{OX}} + \frac{\pi \hbar}{q^2 \eta m_{S_i,\parallel}} \epsilon_{\text{OX}}$$

$$a_2 = \frac{\epsilon_{\text{OX}}^2}{2q\epsilon_{S_i} N_{\text{DE}}}$$

$$a_3 = \left(\frac{\hbar^2}{2m_{S_i,\perp}}\right)^{1/3} \left(\frac{9\pi q\epsilon_{\text{OX}}}{8\epsilon_{S_i}}\right)^{2/3}.$$

Thus, it is easy to get $E_{\rm ox}$ by solving (7) numerically. With the effective edge-tunneling area $A_o(=L_{\rm TN}\times W)$, the EDT I-V model reads [9]

$$I_{\text{EDT}} = A_o Q f T = L_{\text{TN}} W Q f T \tag{8}$$




Fig. 6. Band diagram drawn along gate/SiO $_2$ /drain extension. The accumulation potential bending, $V_{\rm POLY}$, with two-dimensional electron gas (2-DEG) concept and the silicon surface potential bending, $V_{\rm DE}$, with the deep depletion approximation are adopted in the procedure of $E_{\rm OX}$ extraction.




Fig. 7. Comparison of the EDT calculation and experiment. The extracted effective EDT range is 6.25 nm wide from the gate edge, equal for three different oxide thickness. $W=10~\mu{\rm m}$.

where

Q sheet charge of the accumulation layer;

f electron impact frequency on the n⁺-poly/SiO₂ interface;

T is the modified transmission probability considering interface reflection factor [9].

Once $E_{\rm OX}$ was quantified, an excellent reproduction for different oxide thicknesses was achieved with $N_{\rm DE}=3\times10^{19}$ $1/{\rm cm}^3$ and effective mass $m_{\rm oxe}=0.61~m_o$ resulting from Franz-type dispersion relation in tunnel oxide, as depicted in Fig. 7. The tunneling path extracted was 6.25 nm wide $(=L_{\rm TN})$ from the gate edge (due to $N_{\rm DE}$ extracted). This is quite reasonable since the drain extension beneath the gate is less than 0.01 μ m. Therefore, the consistent modeling work validates the EDT as the origin of the leakage of concern.

It is recognized that the drain extension may be considered a nonscalable factor [16], implying a constant $L_{\rm TN}$ of 6.25 nm in the scaling direction. With this in mind, the conventional criterion of 1 A/cm² can be transferred to 0.625 μ A/cm. Using the roadmap parameters [17], the electron EDT current is calculated versus scaling generation oxide thickness as shown in Fig. 8. In this figure, the new criterion due to electron EDT sets the ultimate oxide thickness of around 1.4 nm.




Fig. 8. (a) The calculated electron DT current per gate width versus scaling generation oxide thickness in NMOSFET's. The inset shows the scaling parameters from [17]. (b) Exhibiting the EDT path in the structure of NMOSFET. $L_{\rm TN}=6.25$ nm.

IV. CONCLUSION

The EDT of electrons from n^+ polysilicon to underlying n-type drain extension has shown its tremendous impact on the drain leakage and gate leakage. This effect is more pronounced for thinner oxide thicknesses. It is clarified that the gate leakage in practical stand-by mode should be measured per unit gate width, particularly for MOSFETs with oxide thickness less than 2.40 nm. Eventually, a physical model cited in the literature does reproduce consistently experimental EDT I-V characteristics and its tunneling area extracted indeed falls within the gate-to-drain overlap region. The ultimate oxide thickness due to electron EDT has also been projected based on the model.

ACKNOWLEDGMENT

The authors wish to thank T. K. Kang for many stimulating and helpful discussions.

REFERENCES

- C. Chang and J. Lien, "Corner-field induced drain leakage in thin oxide MOSFETs," in *IEDM Tech. Dig.*, 1987, pp. 714–717.
- [2] T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, "The impact of gate-induced drain leakage current on MOSFET scaling," in *IEDM Tech. Dig.*, 1987, pp. 718–721.
- [3] Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S. H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind, and H. S. Wong, "CMOS scaling into the nanometer regime," *Proc. IEEE*, vol. 85, pp. 486–504, 1997.
- [4] M. J. Chen, H. T. Huang, C. S. Hou, and K. N. Yang, "Back-gate bias enhanced band-to-band tunneling leakage in scaled MOSFET's," *IEEE Electron Device Lett.*, vol. 19, pp. 134–136, 1998.

- [5] H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm direct-tunneling gate oxide Si MOSFET's," *IEEE Trans. Electron Devices*, vol. 43, pp. 1233–1242, 1996.
- [6] S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's," *IEEE Electron Device Lett.*, vol. 18, pp. 209–211, 1997.
- [7] G. Timp, K. K. Bourdelle, J. E. Bower, F. H. Baumann, T. Boone, R. Cirelli, K. Evans-Lutterodt, J. Garno, A. Ghetti, H. Gossmann, M. Green, D. Jacobson, Y. Kim, R. Kleiman, F. Klemens, A. Kornlit, C. Lochstampfor, W. Mansfield, S. Moccio, D. A. Muller, I. E. Ocola, M. I. O'Malley, J. Rosamilia, J. Sapjeta, P. Silverman, T. Sorsch, D. M. Tennant, W. Timp, and B. E. Weir, "Process toward 10 nm CMOS devices," in *IEDM Tech. Dig.*, 1998, pp. 615–618.
- [8] N. Yang, W. K. Henson, and J. J. Wortman, "Analysis of tunneling currents and reliability of NMOSFET's with sub-2 nm gate oxides," in *IEDM Tech. Dig.*, 1999, pp. 453–456.
- [9] L. F. Register, E. Rosenbaum, and K. Yang, "Analytic model for direct tunneling current in polycrystalline silicon-gate metal-oxide-semiconductor devices," *Appl. Phys. Lett.*, vol. 74, pp. 457–459, 1999.
- [10] N. Yang, W. K. Henson, J. R. Hauser, and J. J. Wortman, "Modeling study of ultrathin gate oxides using direct tunneling current and capacitance-voltage measurements in MOS devices," *IEEE Trans. Electron Devices*, vol. 46, pp. 1464–1471, 1999.
- [11] L. F. Register and E. Rosenbaum, "Mechanism of stress-induced leakage current in MOS capacitors," *IEEE Trans. Electron Devices*, vol. 44, pp. 317–323, 1999.
- [12] C. H. Diaz et al., "A 0.18 um CMOS logic technology with dual gate oxide and low-k interconnect for high-performance and low-power applications," in Symp. VLSI Technol., 1999, pp. 11–12.
- [13] M. J. van Dort, P. H. Woerlee, and A. J. Walker, "A simple model for quantization effects in heavily-doped silicon MOSFET's at inversion conditions," *Solid-State Electron.*, vol. 37, pp. 411–414, 1994.
- [14] S. A. Hareland, M. Manassian, W. K. Shih, S. Jallepalli, H. Wang, G. L. Chindalore, A. F. Tasch, and C. M. Maziar, "Computationally efficient models for quantization effects in MOS electron and hole accumulation layers," *IEEE Trans. Electron Devices*, vol. 45, pp. 1487–1493, 1998.
- [15] C. H. Choi, J. S. Goo, T. Y. Oh, Z. Yu, R. W. Dutton, A. Bayoumi, M. Cao, P. V. Voorde, D. Vook, and C. H. Diaz, "MOS C-V characterization of ultrathin gate oxide thickness (1.3–1.8 nm)," *IEEE Electron Device Lett.*, vol. 20, pp. 292–294, 1999.
- [16] S. Thompson, P. Packan, T. Ghani, M. Stettler, M. Alavi, I. Post, S. Tyagi, S. Ahmed, S. Yang, and M. Bohr, "Source/drain extension scaling for 0.1 μm and below channel length MOSFETs," in *Symp. VLSI Technol.*, 1998, pp. 132–133.
- [17] International Technology Roadmap for Semiconductors, 1999 ed..



K. N. Yang was born in Yuen-Lien, Taiwan, R.O.C. He received the B.S. and M.S. degrees in electronics engineering from National Chiao-Tung University (NCTU), Taiwan, in 1998 and 1999, respectively. He is currently pursuing the Ph.D. degree in electronics engineering with the research group of Prof. M.-J. Chen at the Department of Electronics, NCTU.

His interests include modeling and reliability physics of MOSFETs structure.



H. T. Huang (S'98) received the B.E. degree in electrical engineering from the National Cheng-King University, Taiwan, R.O.C., and the M.S. and Ph.D. degrees in electronics engineering from the National Chiao-Tung University, Hsinchu, Taiwan, in 1988, 1990, and 2000, respectively.

From 1990 to 1992, he served in the Chinese army as a Tactical Control Officer. Since 1992, he has been with Ta-Hua Institute of Technology, Chung-li, Taiwan. His research interests are curently the reliability issues such as TDDB, soft breakdown,

trap-assisted tunneling leakage, etc., in deep submicron CMOS.



M. J. Chen (S'78–M'85–SM'98) received the B.S. degree in electrical engineering with highest honors from National Cheng-Kung University, Taiwan, R.O.C., in 1977, and the Ph.D. in electrical engineering from National Chiao-Tung University, (NCTU) Hsinchu, Taiwan, in 1985. Since 1985, he has been with the department of Electronics Engineering, NCTU, where he is Professor. From 1987 to 1992, he was a Principal Consultant sy TSMC, where he led a team to build process window and design rule. In 1996 and 1997, he enabled

the ERSO/ITRI vidoe A/D converters and the TSMC mixed-mode CMOS processes, respectively. His current areas are nanoscale reliability physics and next-generations electronics. He has graduated six Ph.D. students and had been granted four U.S. patents and six Taiwan patents.

Professor Chen is a Co-Winner of the 1992 and 1993 Chinese Young Engineer Paper Award, and a Co-Winner of the 1996 Acer Distinguished Ph.D. Dissertation Award. He is a member of Phi Tau Phi.



Y. M. Lin was born in Taipei, Taiwan, R.O.C., in 1968. He received the B.S. degree in electrical engineering from the Tatung Institute of Technology in 1991, the M.S. degree in electrical engineering from the National Hsin-Hua University in 1993, and Ph.D. degree in electronic engineering from the National Chiao-Tung University, Hsinchu, Taiwan, in 1997. His Ph.D. dissertation focused on process issues of interpoly-silicon dielectric and intermetal dielectric and their impacts on device reliability.

From 1994 to 1995, he worked on intermetal dielectric development for $0.35-\mu$ m CMOS at Taiwan Semiconductor Manufacturing Company (TSMC), Hinchu. Since September 1999, he is responsible for gate quality silicon and high-k gate dielectric for $0.1-\mu$ m CMOS at TSMC. He is now with Sematech for process development and reliability of gate quality silicon.



M. C. Yu was born in Hsinchu, Taiwan, R.O.C., in 1968. He received the B.S. degree in electrical engineering from National Tsing-Hua University, Hsinchu, in 1991, and the M.S. degree in electrical engineering from Tohoku University, Sendai, Japan in 1997, under the sponsorship of the Ministry of Education of Taiwan.

In 1997, he joined Taiwan Semiconductor Manufacturing Copmany Ltd., Hsinchu, where he has been engaging in research and development for the ultrathin gate dielectric process and characterization.



S. M. Jang received the B.S. and M.S. degrees from the National Tsing-Hua University, Hsinchu, Taiwan, R.O.C., in 1985 and 1987, and the Ph.D. degree form the Massachusetts Institute of Technology (MIT), Cambridge, in 1993, all in materials science and engineering. His dissertation work included SiGe CVD technology, kinetics, and thermal stability for HBT application. Sponsored by IBM and SRC, his research was conducted in the Microsystems Technology Laboratories, MIT under the guidance of Prof. R. Reif in electrical engineering.

He joined Taiwan Semiconductor Manufacturing Company LTD., Hsinchu, Taiwan, in 1993. He has successfully developed ozone-TEOS, spin-on coating, HDPCVD dielectrics, PECVD SiON antireflection layer, and CMP processes for 0.5–0.18 μm COMS technologies. He is now the Mamager of Dielectric/CMP/Diffusion Projects in the Advanced Module Technology Division, R&D, responsible for the modules of shallow trench isolation, gate stack, ultrashallow junction, interpoly-metal dielectric, low-dielectric-constant intermetal dielectric, and oxide, tungsten, and copper CMP for 0.13 μm generation and beyond. He has authored oe co-authored more than 40 technical papers and has received 48 U.S. patents and 50 Taiwanese patents.

Dr. Jang is a member of Phi Tau Phi.



Douglas C. H. Yu received the Ph.D. degree from the Material Engineering Department, Georgia Institute of Technology, Atlanta.

He was with AT&T Bell Laboratories, Allentown, PA. The projects he invloved include PECVD thin film processing, 256 k/1 Mb SRAM process integration and yield improvement, 0.35/0.25 µm ultrahigh performance logic device development, modular BiCMOS and MiM process integration. He later joined Taiwan Semiconductor Manufacturing Company, Ltd., Hinchu, Taiwan, R.O.C., where he

lead a module team to successfully develop TSMC $0.5~\mu$ m, $0.35~\mu$ m, and $0.18~\mu$ m core logic technologies. He performed yield improvement and transferred the process to manufacturing. He also managed an advanced technology team to develop and qualify TSMC 1st Cu technology for $0.18~\mu$ m technology. Currently he manages a module team to develop TSMC Cu/low-k interconnect, gate stack, salicide, and shallow-trench-isolation, etc. He has been awarded 91 U.S. patents with another 90 patent applications pending. Also, he has numerous publications in technical journals and conferences, all in VLSI processing/device/integration area.

M. S. Liang photograph and bio not available at the time of publication.