



Physical and Electrical Characteristics of F- and C-Doped Low Dielectric Constant Chemical Vapor Deposited Oxides

Zhen-Cheng Wu,^{a,z} Zhi-Wen Shiung,^a Chiu-Chih Chiang,^a Wei-Hao Wu,^a
Mao-Chieh Chen,^{a,*} Shwang-Ming Jeng,^b Weng Chang,^b Pei-Fen Chou,^b
Syun-Ming Jang,^b Chen-Hua Yu,^b and Mong-Song Liang^b

^aDepartment of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan

^bTaiwan Semiconductor Manufacturing Company, Science-Based Industrial Park, Hsinchu, Taiwan

This work compares the physical and electrical properties of two species of inorganic low dielectric constant (low-*k*) chemical vapor deposited (CVD) oxides, F-doped fluorinated silicate glass (FSG, *k* = 3.5) and C-doped organosilicate glass (OSG, *k* = 2.9). Experimental results indicate that FSG has a higher thermal stability (>600°C) than OSG (500°C), based on the results of thermal annealing for 30 min in an N₂ ambient. The degradation of the low-*k* property in OSG is mainly due to the thermal decomposition of methyl (-CH₃) groups at temperatures above 500°C. For the Cu gated oxide-sandwiched low-*k* dielectric metal-insulator-semiconductor (MIS) capacitors, Cu penetration was observed in both FSG and OSG after the MIS capacitors were bias-temperature stressed at 250 and 150°C, respectively, with an effective applied field of 0.8 MV/cm. Specifically, Cu appeared to drift more readily in OSG than in FSG, presumably because OSG has a more porous and less dense structure than FSG. The Cu permeation can be impeded by a thin nitride (SiN) barrier layer.

© 2001 The Electrochemical Society. [DOI: 10.1149/1.1368108] All rights reserved.

Manuscript submitted July 20, 2000; revised manuscript received January 2, 2001.

Experimental

As the feature size of the device shrinks to below 0.18 μm with multilevel interconnections, using low dielectric constant (low-*k*) materials as intermetal dielectrics to ameliorate the significant increase of parasitic capacitance, crosstalk interference and dynamic power consumption becomes inevitable.¹ Although replacing Al alloys with Cu offers the potential for devices that are 30% faster, and have fewer metal levels and are cheaper to produce, attaining high device yields on chips with Cu interconnects remains a great challenge, making low-*k* the vital factor in achieving high performance ultralarge-scale integrated circuits.² Low-*k* (*k* < 3.0) dielectrics are currently being extensively developed on both organic (carbon-based) and inorganic (SiO₂-based) materials using both spin-on (SO) and chemical vapor deposition (CVD) techniques.¹⁻¹⁰ Although spin-on is the most widely used method, low-*k* films grown by CVD are recently receiving widespread attention for potential back-end-of-line applications. Remarkably, CVD techniques offer several key advantages, such as superior gap-filling capability and extremely uniform coating of large areas, which is crucial to future 300 mm wafers.¹¹ Moreover, the CVD methods are dry processes and generally require fewer processing steps and lower processing costs than do the spin-on methods.^{2,4,11} These features make the CVD process easier for equipment manufacturers to integrate with other key processes.

Among various low-*k* CVD films, SiO₂-based dielectrics have attracted immense interest because of their physical rigidity, superior mechanical strength, and process extensibility, which together reduce the risks and costs of integration. Previous studies have demonstrated the benefits of incorporating fluorinated silicate glass (FSG, *k* = 3.5-3.7) into multilevel interconnect applications, as opposed to using the conventional undoped silicate glass (USG, *k* = 3.9-4.1).^{9,12-13} However, when Cu interconnects are further scaled down to the 0.15/0.13 μm node, requirement is expected for dielectrics with even lower *k* values. C-doped low-*k* CVD organosilicate glasses (OSGs) become viable candidates due to their lower *k* values (<3.0) than that of FSG. Before successfully integrating low-*k* CVD OSGs into on-chip interconnect structures, fundamental properties such as chemical bonding, thermal stability, and electrical reliability must be explored. This work presents a comparative study of the thermal stability and electrical reliability of FSG and OSG films, with respect to integration with Cu metallization.

Electrical measurements were made on Cu and TaN gated oxide-sandwiched low-*k* dielectric metal-insulator-semiconductor (MIS) capacitors. Figure 1 schematically illustrates the cross section of the Cu and TaN gated capacitors. The TaN gated capacitors are used as control samples since TaN neither mixes with the silicon oxide layer nor oxidizes under the thermal conditions used in this study.¹⁴ Samples were prepared by first growing a 18 nm thick thermal oxide on p-type Si (100) wafers at 1000°C in a dry oxygen atmosphere. This oxide layer is required to form a robust dielectric-to-substrate interface for well-behaved capacitance-voltage (C-V) characteristics. Two species of low-*k* dielectric inorganic CVD oxides were investigated; they were F-doped oxides, fluorinated silicate glass (FSG, Si₃OF₂), and C-doped oxides, organosilicate glass (OSG, α-SiCO:H), both of which were chemically vapor deposited over the thermal oxide to a thickness of 500 nm. The FSG films were deposited by an inductively coupled high density plasma CVD (HDPCVD) system operating at 13.56 MHz with the following deposition conditions: substrate temperature 400°C, total gas pressure 1-10 mTorr, and SiF₄/SiH₄/O₂/Ar flow rate ratio of 6/1/11/26. The OSG films were grown by a parallel plate plasma-enhanced CVD (PECVD) system operating at 13.56 MHz with the following deposition conditions: substrate temperature 17°C, total gas pressure 1-10 Torr, and (CH₃)SiH₃/N₂O flow rate ratio of 2/5. A 50 nm thick PECVD undoped silicate glass (USG, *k* = 4.2) was then deposited on the low-*k* CVD dielectrics. The USG films were deposited in a parallel plate reactor operating at 13.56 MHz at the following conditions: substrate temperature 400°C, total gas pressure 1-5 Torr, and SiH₄/N₂/N₂O flow rate ratio of 3/16/95. This oxide cap may be required to act as a chemical mechanical polishing (CMP) hard mask in the Cu damascene architecture and a barrier to minimize the uptake of moisture in the low-*k* films. Another split of samples with a 75 nm thick PECVD nitride (SiN, *k* = 7-9) barrier replacing this oxide cap layer were also prepared to examine the SiN barrier effectiveness against Cu permeation. The SiN barrier was deposited in a parallel plate reactor operating at 13.56 MHz at the following conditions: substrate temperature 400°C, total gas pressure 1-5 Torr, and SiH₄/NH₃ flow rate ratio of 1/8. The samples underwent a degas bake at 400°C for 30 min in an N₂ ambient to remove absorbed moisture in the dielectric stack before the metal electrode deposition. A Cu film of 200 nm thickness was then sputter deposited using a dc magnetron sputtering system with a base pressure of 1-2 × 10⁻⁶ Torr and no intentional substrate heating. The Cu surface was further covered with a 50 nm thick TaN overlayer, which

* Electrochemical Society Active Member.

^z E-mail: u8511503@cc.nctu.edu.tw




Figure 1. Schematic cross section of Cu and TaN gated oxide-sandwiched FSG and OSG MIS capacitors studied in this work.

was reactively sputtered in the same sputtering system without breaking the vacuum, using a Ta target in a gas mixture of Ar and N₂ with Ar/N₂ flow rates of 24/6 standard cubic centimeters per minute. The TaN overlayer prevents oxidation of the Cu layer in the subsequent high temperature process. For the TaN gated control samples, a 250 nm thick TaN layer was reactively sputter deposited directly on the USG layer. A lift-off process, instead of a chemical wet etching of the vulnerable low-*k* dielectric stack, was used to define gate electrodes in a circular area of 0.8 mm diam. A 1 μm thick Al layer was thermally evaporated on the back side of the Si substrates for all samples, for a better contact in electrical measurements.

The completed Cu and TaN gated MIS capacitors were thermally annealed at 400°C for 1 h in an N₂ ambient. This annealing step eradicates the plasma damage during gate electrode sputtering, and provides the driving force for Cu diffusion. The capacitors were then bias-temperature stressed (BTS) at 250 and 150°C, respectively, for the FSG and OSG MIS capacitors with an effective applied field of 0.8 MV/cm for 30 min, which is long enough for the mobile charges to drift across the stacked insulator layer. The bias during BTS was provided by an HP4145B semiconductor parameter analyzer, and the room temperature C-V characteristic was measured using a Keithley package 82 system. Notably, the MIS capacitors were first baked at 200°C on the thermal chuck for 1 h in the N₂ ambient to dehydrate the CVD dielectric stack prior to any BTS and/or electrical measurement and that all BTS measurements were conducted with a continuous N₂ purge to prevent the uptake of moisture in the CVD dielectrics throughout testing. High frequency C-V characteristics of the MIS capacitors, sweeping from inversion to accumulation, were measured at a frequency of 1 MHz.

Several techniques were employed for intrinsic physical property analysis. The *k* value of the films was evaluated from the maximum capacitance values obtained from the C-V measurement at 1 MHz using the Al gated MIS structure with the area correction of the Al gate electrodes made by optical microscopy (OM). Both the film thickness and the refractive index of the CVD dielectrics were measured using a well-calibrated N&K analyzer at 6328 Å wavelength. Fourier transform infrared spectroscopy (FTIR) and thermal desorption mass spectroscopy (TDS) were used to monitor the chemical bonding evolution and outgassing behavior of the CVD dielectrics during the thermal annealing process. Secondary ion mass spectroscopy (SIMS) was employed to probe the possible presence of Cu in the dielectric layers of the MIS capacitor.




Figure 2. Temperature dependence of (a) and (b) film thickness and (c) and (d) refractive index for FSG and OSG films.

Results and Discussion

Physical properties and thermal stability of FSG and OSG dielectric films.—Figure 2 shows the variations of thickness and refractive index for FSG and OSG thermally annealed at various temperatures. Clearly, the film thickness and the refractive index of FSG remained nearly constant even at temperatures of up to 600°C, although the film thickness for OSG clearly shrank upon annealing at temperatures above 500°C, and the refractive index also exhibited a decreasing tendency, indicating changes in film composition and bonding structure in OSG. The reference value of 1.46 for the refractive index of the thermal oxides is indicated by a dashed line. Refractive indices below 1.46 were reported herein to be indicative of porous or less dense materials like FSG and OSG.¹⁵ In fact, introducing fluorine leads to a less dense Si-O network in FSG, while a high density of nanometer-sized pores, with radii of only about 4–12 Å and total volume fraction of pores around 36%, are incorporated into the methyl-doped OSG films.^{16–18} Such nanoporosity is closely related to the incorporation of CH₃ moieties into the films. Figure 3 illustrates the FTIR spectra for FSG and OSG thermally annealed at various temperatures. Several salient features exist in the evolution of the absorption peaks. First, the silanol peak (Si-OH) at about 3700 cm⁻¹ was not present in the FTIR spectra for either FSG or OSG, implying that the FSG and OSG used herein were not prone to moisture uptake in the normal ambient. However, immersing the OSG film in boiling water for 30 min caused the Si-OH peak to appear in the FTIR spectra, whereas it remained stable for the FSG film even after immersion in boiling water for 2 h. Since OSG is more porous and less dense than FSG, moisture uptake in OSG should be easier due to its effective larger surface area, despite the presumption that adding CH₃ groups to the Si-O matrix could cause OSG to become hydrophobic.^{1–3,6,19–21} Such a susceptibility to moisture may adversely impact the electrical reliability of OSG in its integration with Cu metallization. Second, OSG is a hybrid material whose infrared spectrum comprises both organic and inorganic absorption peaks. The organic Si-CH₃ bonds reduce the density and polarizability of OSG films, while the inorganic Si-O stretch peak contains a shoulder at higher wavenumbers, indicating that the open chain and caged Si-O structural configuration coexist in this bond. Third, the peak height ratio of Si-F (927 cm⁻¹) to Si-O (1095 cm⁻¹) in FSG remained constant at about 8–9% at temperatures of up to 600°C, while the Si-CH₃ (1273 cm⁻¹) to Si-O




Figure 3. FTIR absorption spectra of (a) FSG and (b) OSG films annealed at various temperatures for 30 min in an N₂ ambient.

(1042 cm⁻¹) peak ratio in OSG remained nearly 25% at temperatures of up to 500°C, but dropped sharply at temperatures above 500°C, as shown in Fig. 4. Thus, deterioration of the low-*k* property of OSG, especially the *k* value, can be expected at temperatures above 500°C. Figure 5 shows the dielectric constants of FSG and OSG thermally annealed at various temperatures, with the data of USG included for comparison. The dielectric constants remained stable for USG (4.1-4.2) and FSG (3.5-3.7) at temperatures of up to 600°C, but for OSG, the dielectric constant increased markedly when temperatures exceeded 500°C. Apparently, the *k* value in OSG degraded mainly because of the partial removal of the methyl groups (CH₃), making the film prone to moisture uptake, and to appearing hydrophilic at localized areas on its surface. This result is further confirmed from the measured TDS spectra (not shown), wherein the desorption of CH₃ increased significantly at temperatures above 500°C. In summary, the thermal stability of FSG was found to exceed 600°C, while that of OSG was about 500°C, both higher than that of organic aromatic PAE-2.²²

Electrical characteristics of oxide-sandwiched FSG and OSG capacitors.—Figure 6 shows C-V curves of the Cu as well as TaN




Figure 4. Temperature dependence of peak height ratios of (a) Si-F/Si-O for FSG and (b) Si-CH₃/Si-O for OSG films as determined from FTIR spectra.




Figure 5. Dielectric constant vs. annealing temperature for USG, FSG, and OSG films.




Figure 6. C-V characteristics of Cu and TaN gated oxide-sandwiched FSG and OSG MIS capacitors before and after BTS at 250 and 150°C, respectively, with an effective applied field of 0.8 MV/cm for 30 min. The positive (+) bias was applied first, followed by the negative (-) bias at the same conditions.

gated oxide-sandwiched FSG and OSG MIS capacitors before and after BTS at 250 and 150°C, respectively. The BTS was first applied with a positive bias (on the gate electrode) corresponding to an effective field of 0.8 MV/cm for 30 min, and followed by application with a negative bias under the same conditions. Notably, the BTS at 150°C produced negligible change of C-V curve for the Cu and TaN gated FSG capacitors, and thus, BTS was applied on FSG capacitors at 250°C. For both of the FSG and OSG capacitors, the negative flatband voltage shift (ΔV_{FB}) of the Cu gated capacitor resulting from the positive BTS was evidently larger than that of the TaN gated capacitor, implying the presence of positively charged mobile Cu ions in both Cu gated FSG and OSG films with BTS at 250 and 150°C, respectively. Moreover, Cu ions clearly drift more readily in OSG than in FSG, presumably owing to the porous structure of OSG, which contains high density nanometer-sized pores. The smaller negative ΔV_{FB} associated with the TaN gated FSG and OSG capacitors was caused by the contaminated ionic charges, such as the alkali or hydrogen-related impurity in the upper USG cap




Figure 7. C-V characteristics of TaN gated and SiN capped (a) FSG and (b) OSG MIS capacitors before and after BTS. The conditions of BTS are the same as those of Fig. 6.




Figure 8. C-V characteristics of Cu gated and SiN capped (a) FSG and (b) OSG MIS capacitors before and after BTS. The conditions of BTS are the same as those of Fig. 6.

layer.²³ This relationship can be verified by the fact that replacing the USG cap layer with a SiN cap layer resulted in negligible ΔV_{FB} 's, as shown in Fig. 7. On the other hand, the large positive ΔV_{FB} and marked distortion in C-V resulting from the negative BTS on the Cu and TaN gated OSG capacitors may be associated with natural dielectric wear out, and is not related to Cu ion drift. In contrast to the more oxide-like FSG, such a dielectric wearout of OSG is presumably related to its intrinsic porous film structure. The anomalous small negative ΔV_{FB} resulting from the negative BTS on the TaN-gated and SiN capped FSG capacitors (Fig. 7a) cannot be attributed to Cu ions. Rather, this negative bias-temperature instability is presumably related to the film nature of FSG deposited by HDPCVD, since such an instability was not observed in FSG grown by PECVD.²⁴ Figure 8 shows the C-V characteristics of the Cu gated FSG and OSG capacitors with a 75 nm thick SiN cap layer before and after BTS at 250 and 150°C, respectively. The figure reveals that the C-V characteristics remained intact at the same position, indicating the barrier effectiveness of the SiN layer against Cu diffusion. Meanwhile, Fig. 9 shows the SIMS depth profiles of the positive BTS stressed Cu gated FSG capacitor with a 75 nm thick SiN cap layer, as well as the corresponding Cu gated USG capped FSG capacitor. The SiN cap layer achieves significant improvements in the FSG and OSG films, both in the absence of negative ΔV_{FB} with respect to the positive BTS, and in the absence of Cu permeation. Therefore, the large negative ΔV_{FB} in the Cu gated oxide-sandwiched FSG and OSG MIS capacitors was induced by the presence of Cu ions following the positive BTS, and the 75 nm thick SiN cap layer served as an effective dielectric barrier against Cu penetration.




Figure 9. SIMS depth profiles of Cu gated (a) SiN and (b) USG capped FSG MIS capacitors after a positive BTS at 250°C. The Cu gate was removed prior to the SIMS measurements.

Combining the C-V and SIMS results, this study showed that Cu did penetrate into FSG and OSG, and that Cu appeared to drift faster in OSG than in FSG. The distinct difference between the observed Cu drift behavior in FSG and OSG results from the inherent porous structure of OSG, in which the CVD deposition of OSG films incorporates high density nanometer-sized pores. These nanopores act as fast diffusion paths via which Cu can drift rapidly in porous OSG. Meanwhile, the relatively dense structure of FSG hindered the Cu drift because of the miniature free volume in the FSG Si-O network.^{25,26} Moreover, it was also reported that water vapor in the ambient markedly compounded the penetration of Cu in the oxide network, either by causing deep level electron traps,^{26,27} or by hydration energy.²⁸ Therefore, even with continuous N₂ purging during BTS measurements, Cu drift in OSG may also be enhanced by the uptake of a trace of H₂O, due to the susceptibility to moisture that differentiates OSG from FSG.

Conclusion

Two species of inorganic low-*k* F- and C-doped CVD oxide-based dielectrics (FSG and OSG) were evaluated for their thermal stability and electrical reliability with respect to integration with Cu metallization. The thermal stability temperature of FSG was found to exceed 600°C, while that of OSG was about 500°C. Although Cu penetration was observed in both dielectrics, Cu appeared to drift more readily in OSG than in FSG, presumably because OSG has a porous and less dense structure. Moreover, the nitride film (75 nm) was confirmed to be an effective dielectric barrier against Cu permeation.

Acknowledgments

The authors wish to give their gratitude to Dr. Ming-Shih Tsai of NDL and Dr. Bing-Yue Tsui of NCTU for their valuable discussion and suggestions, as well as Chih-Jian Chen, Tien-I Bao, and Ai-Juan Chen of TSMC for their technical assistance.

National Chiao-Tung University assisted in meeting the publication costs of this article.

References

1. L. Peters, *Semicond. Int.*, **1998**, 64 (Sept).
2. L. Peters, *Semicond. Int.*, **2000**, 52 (Jan).

3. L. Peters, *Semicond. Int.*, **1999**, 56 (Nov).
4. J. Baliga, *Semicond. Int.*, **1998**, 139 (June).
5. M. Matsuura, Y. Hayashide, H. Kotani, T. Nishimura, H. Iuchi, C. D. Dobson, A. Kiermasz, K. Beekmann, and R. Wilby, in *Proceedings of 1994 IEEE IEDM*, p. 117, Dec 11-14, 1994.
6. M. Matsuura, I. Tottori, K. Goto, K. Maekawa, Y. Mashiko, and M. Hirayama, in *Proceedings of 1997 IEEE IEDM*, p. 785, Dec 7-10, 1997.
7. A. R. K. Ralston, J. F. Gaynor, A. Singh, L. V. Le, R. H. Havemann, M. A. Plano, T. J. Cleary, J. C. Wing, and J. Kelly, in *Proceedings of 1997 IEEE VLSI*, p. 81, June 10-12, 1997.
8. M. Moussavi, G. Passemard, J. C. Maisonobe, and P. Turek, in *Proceedings of 1999 IEEE IITC*, p. 50, May 24-26, 1999.
9. W. Chang, S. M. Jang, C. H. Yu, S. C. Sun, and M. S. Liang, in *Proceedings of 1999 IEEE IITC*, p. 131, May 24-26, 1999.
10. M. Naik, S. Parikh, P. Li, J. Educato, D. Cheung, I. Hashim, P. Hey, S. Jenq, T. Pan, F. Redeker, V. Rana, B. Tang, and D. Yost, in *Proceedings of 1999 IEEE IITC*, p. 181, May 24-26, 1999.
11. T. M. Lu and J. A. Moore, *MRS Bull.*, **1997**, 28 (Oct).
12. J. Ida, M. Yoshimaru, T. Usami, A. Ohtomo, K. Shimokawa, A. Kita, and M. Ino, in *Proceedings of 1994 IEEE VLSI*, p. 59, June 7-9, 1994.
13. T. Fukuda, T. Hosokawa, Y. Nakamura, K. Katoh, and N. Kobayashi, in *Proceedings of 1996 IEEE VLSI*, p. 114, June 11-13, 1996.
14. J. C. Chuang and M. C. Chen, *J. Electrochem. Soc.*, **145**, 4029 (1998).
15. C. Falcony, J. C. Alonso, A. Ortiz, M. Garcia, E. P. Zironi, and J. Rickards, *J. Vac. Sci. Technol. A*, **11**, 2945 (1993).
16. S. M. Han and E. S. Aydil, *J. Appl. Phys.*, **83**, 2172 (1998).
17. R. P. Mandal, D. Cheung, W. F. Yau, B. Cohen, S. Rengarajan, and E. Chou, in *Proceedings of 1999 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop*, p. 299, Sept 8-10, 1999.
18. R. P. Mandal, V. Rana, M. Naik, D. Yost, D. Cheung, and W. F. Yau, no. 99-ISMIC-109, in *Proceedings of the 16th International VLSI Multilevel Interconnection Conference*, VMIC, p. 585, Sept 8-10, 1999.
19. A. Jain, S. Rogojevic, S. V. Nitta, V. Pisupatti, W. N. Gill, P. C. Wayner Jr., and J. L. Plawsky, *Mater. Res. Soc. Symp. Proc.*, **565**, 29 (1999).
20. A. Nara and H. Itoh, *Jpn. J. Appl. Phys.*, **36**, 1477 (1997).
21. N. Lifshitz and G. Smolinsky, *J. Electrochem. Soc.*, **136**, 2335 (1989).
22. Z. C. Wu, C. C. Wang, R. G. Wu, Y. L. Liu, P. S. Chen, Z. M. Zhu, M. C. Chen, J. F. Chen, C. I. Chang, and L. J. Chen, *J. Electrochem. Soc.*, **146**, 4290 (1999).
23. A. L. S. Loke, C. Ryu, C. P. Yue, J. S. H. Cho, and S. S. Wong, *IEEE Electron Device Lett.*, **EDL-17**, 549 (1996).
24. C. N. Wang, M.S. Thesis, National Chiao-Tung University, Hsinchu, Taiwan (1999).
25. A. L. S. Loke, J. T. Wetzel, P. H. Townsend, T. Tanabe, R. N. Vrtis, M. P. Zussman, D. Kumar, C. Ryu, and S. S. Wong, *IEEE Trans. Electron Devices*, **ED-46**, 2178 (1999).
26. J. D. Mcbrayer, R. M. Swanson, and T. W. Sigmon, *J. Electrochem. Soc.*, **133**, 1242 (1986).
27. Y. S. Diamond, A. Dedhia, D. Hoffstetter, and W. G. Oldham, *J. Electrochem. Soc.*, **140**, 2427 (1993).
28. M. S. Tsai, Private communication.