# Characterization of Ultrathin Oxynitride (18–21 Å) Gate Dielectrics by NH<sub>3</sub> Nitridation and N<sub>2</sub>O RTA Treatment

Tung Ming Pan, Student Member, IEEE, Tan Fu Lei, Member, IEEE, Huang Chun Wen, and Tien Sheng Chao, Member, IEEE

Abstract—In this paper, we developed a new method to grow robust ultrathin oxynitride ( $E_{\rm OT}=18~{\rm \AA}$ ) film with effective dielectric constant of 7.15. By NH<sub>3</sub>-nitridation of Si substrate, grown ultrathin Si<sub>3</sub>N<sub>4</sub> with N<sub>2</sub>O annealing shows excellent electrical properties in terms of significant lower leakage current, very low bulk trap density and trap generation rate, and high endurance in stressing. In addition, this oxynitride film exhibits relatively weak temperature dependence due to a Fowler–Nordheim (FN) tunneling mechanism. This dielectric film appears to be promising for future ultralarge scale integrated (ULSI) devices.

Index Terms— $N_2O$ ,  $NH_3$ , nitridation, oxynitride, rapid thermal annealing (RTA),  $Si_3N_4$ .

#### I. INTRODUCTION

THE MOSFET scaling trend sustains to outlive its usefulness in the foreseeable future as the device dimensions, including the gate oxide thickness, continue to shrink in each successive generation of new integrating circuit technology. Continuous scaling of thermal SiO<sub>2</sub> as the gate dielectric has run into difficulties due to excess leakage current when oxide thickness is less than 25 Å [1]. Moreover, it has been reported that the temperature acceleration effect and the stress induced leakage current (SILC) reliability were severe enough to raise concern over the further scaling down of thermal oxide [2]. However, the scaling of MOSFET is essential to increase the drive current of devices, which is proportional to the gate capacitance. In the course of searching for such an alternative gate dielectric, ultrathin silicon nitride films have been studied as the promising replacement for thermal oxide gate dielectric as gate dielectrics to meet the need for increased capacitance while maintaining a low gate leakage in future ultralarge scale integrated (ULSI) devices.

In addition, in EEPROM and Flash memory devices, the thickness of the tunnel oxide is limited by the SILC after

Manuscript received August 8, 2000; revised October 5, 2000. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC89-2215-E009-306. The review of this paper was arranged by Editor C.-Y. Lu.

T. M. Pan, T. F. Lei, and H. C. Wen are with the Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C.

T. S. Chao is with the National Nano Device Laboratories, and Department of Engineering and System Science, National Tsing-Hua University, Hsinchu 300. Taiwan, R.O.C.

Publisher Item Identifier S 0018-9383(01)02361-9.

many write/erase (WE) cycles. This oxide leakage current at low electric fields is increased by high-field stress, which is considered as one of the main causes for read disturb (soft write) [3]. This SILC phenomenon may be due to enhanced FN tunneling by buildup of the generated holes similarly to the intrinsic breakdown [4]. As the dielectric film is thinner, it has been a serious problem with regard to not only retention characteristic but also read disturb for Flash memories [5]. Ultrathin nitride or oxynitride films [6]-[8] have been reported with good performance in SILC. Hence, it becomes the most promising candidate to replace thermal SiO2 film as the tunneling dielectric to improve WE endurance. However, the Si<sub>3</sub>N<sub>4</sub>/Si interface is not yet as good as the SiO<sub>2</sub>/Si interface and the density of interface defects is also relatively high. One possible solution is to form a nitride/oxide (N/O) stack dielectric, which maintains the advantage of silicon nitride and still preserves the excellent SiO<sub>2</sub>/Si interface [7]. Recently, the ultrathin silicon nitride by adding N2O treatment can reduce this interface state and bulk trap densities [9], [10]. It should be mentioned that conventional CVD O/N or O/N/O stack structures have been widely used as a DRAM storage dielectric. However, this stack dielectric is not adequate to meet the much more stringent requirements of the gate dielectric. For example, it is well known that the conventional CVD silicon nitride usually contains a large number of bulk traps and interface states, which give rise to severe reliability problems [11]–[13]. In this paper, we report a novel method to enhance nitrogen incorporation with N located away from  $SiO_2/Si$  interface. An ultrathin oxynitride is grown by nitridizing the silicon substrate in NH<sub>3</sub> and with an additional N<sub>2</sub>O treatment is proposed. This oxynitride film not only increases dielectric constant of the resulting film to achieve thinner equivalent oxide thickness  $(E_{\rm OT})$  without degrading SiO<sub>2</sub>/Si interface properties, but also has excellent electrical and reliability characteristics.

# II. EXPERIMENTAL

Samples were fabricated on 4-in p-type (100)-oriented silicon wafers with resistivity of 14–21  $\Omega$ -cm. After all wafers were cleaned by standard RCA clean method, a Si $_3$ N $_4$  film of 15 Å was first grown by NH $_3$  (with flow rate of 105 sccm, pressure 500 mTorr) nitridation of the Si substrate in LPCVD system at 850 °C for 1 h. Samples were then immediately annealed at


TABLE I Annealing Various Conditions for Ultrathin Silicon Nitride Films and k-Value

| Condition | Annealing at 800°C in different gas and time by RTP                      | k-value |
|-----------|--|---------|
| A         | Annealing in diluted N <sub>2</sub> O/N <sub>2</sub> =1/1 gas for 20 sec | 6.5     |
| В         | Annealing in diluted N <sub>2</sub> O/N <sub>2</sub> =2/1 gas for 20 sec | 6.28    |
| C         | Annealing in diluted N <sub>2</sub> O/N <sub>2</sub> =1/2 gas for 20 sec | 6.77    |
| D         | Annealing in diluted N <sub>2</sub> O/N <sub>2</sub> =1/1 gas for 10 sec | 7.15    |

800 °C in a diluted N<sub>2</sub>O rapid thermal annealing (RTA) treatment, as listed in Table I. A 3000 Å poly-Si film was deposited by LPCVD and doped with POCl<sub>3</sub> at 900 °C for 30-min. An Al metal film of 5000 Å was deposited on the wafer by a thermal coater. The gate of metal-oxide-semiconductor (MOS) capacitor was defined by lithography, then the Al and poly-Si films were etched by wet etch chemistry. A 5000 Å Al film was also deposited on the backside of wafers after stripping the oxide on the backside. Finally, all the samples were sintered at 400 °C for 30 min in an N<sub>2</sub> ambient to form a good ohmic contact. Gate dielectrics of MOS capacitors with an area of 10<sup>-4</sup> cm<sup>2</sup> were measured. NMOSFET transistors are fabricated using standard manufacturing with condition D. Using the spectroscopic ellipsometer, the thickness of ultrathin Si<sub>3</sub>N<sub>4</sub> film was determined. The equivalent oxide thickness  $(E_{OT})$  was determined from C-V in strong accumulation region considering quantum mechanical effects. To double check, the physical thickness was obtained by TEM to determine the dielectric constant. The electrical properties and reliability characteristics of MOS capacitors were measured by using the Hewlett-Packard (HP) 4156B semiconductor parameter analyzer.

# III. RESULTS AND DISCUSSION

Fig. 1(a) shows high-frequency C-V curves of oxynitride films of different thickness. The thickness of oxynitride film increases as the amount of N2O gas increases. This implies that  $N_2O$  gas can reoxidize the silicon. The  $V_{\rm FB}$  values  $(V_{\rm FB} \cong -0.83~{
m V} \sim -0.95~{
m V})$  with different  $C_{\rm OX}$  imply less amount of fixed charge in these films. Since positive fixed charges in conventional Si<sub>3</sub>N<sub>4</sub> film is due to N-H bonds at the interface [14]-[16], N<sub>2</sub>O oxidation of NH<sub>3</sub>-nitridation Si<sub>3</sub>N<sub>4</sub>, removes H effectively and regrows the ultrathin interfacial oxide layer, which leaves negligible amount of positive fixed charge in oxynitride film [17]. A hump is exhibited in the depletion region of C-V characteristics when NH<sub>3</sub>-nitridation Si<sub>3</sub>N<sub>4</sub> samples N<sub>2</sub>O are annealed in condition B. This could be explained by the fact that N2O annealing in condition B results in insufficient the oxygen concentration, which will leave bulk traps in this film. This phenomenon will be shown in Fig. 2(a). Negligible amount of hysteresis ( $\Delta V_{\rm FB} \cong 4.5 \,\mathrm{mV}$ ) is observed in oxynitride film as shown in Fig. 1(b). Because N<sub>2</sub>O exhibits strong oxidizing capability, N2O annealing is more effective to passivate defects in NH3-nitridation Si3N4 film. From SIMS data shown in Fig. 2(a) and (b), N2O annealing in condition D of NH<sub>3</sub>-nitridation Si<sub>3</sub>N<sub>4</sub> results in adequate amount of the Si-N and oxygen concentration, which shows a high dielectric constant and negligible amount of bulk trap densities.






Fig. 1. (a) High frequency of C-V curves of a 15 Å  $\mathrm{Si}_3\mathrm{N}_4$  film with annealing at 800 °C in various conditions. (b) Hysteresis characteristics of oxynitride film annealed by condition D in Table I.

Fig. 3 shows the TEM image. It is found that  $N_2O$  oxidation of  $NH_3$ -nitridation  $Si_3N_4/Si$  interface is very smooth. Such data also allows us to determine the physical thickness, when combined with our C-V data, enables us to determine the relative dielectric constant of this nitride as being in range of 6.5–7.15, as listed in Table I. Mao [18] reported that angle-resolved XPS data of oxynitride film indicated an ultrathin (<10 Å) pure  $SiO_2$  layer was formed between  $Si_3N_4$  and Si after  $N_2O$  oxidation. This suggests that the nitrogen be removed away from the  $SiO_2/Si$  interface during  $N_2O$  oxidation. This result is the first time that a nitride/oxide stack layer is realized by low budget of thermal growth process.

The J-V curves of oxynitride films with  $E_{\rm OT}$  are shown in Fig. 4. Significant reduction of leakage currents is obtained. It is found that sample with  $E_{\rm OT}=18$  Å annealed in 800 °C shows a slightly lower leakage current than pure thermal oxide with  $T_{\rm OX}=21$  Å. Effective nitrogen incorporation from NH<sub>3</sub>-nitridation Si<sub>3</sub>N<sub>4</sub> film increases dielectric constant, which allows physically thicker film with  $E_{\rm OT}$  to suppress the direct tunneling leakage current of SiO<sub>2</sub>. Since in the conventional




Fig. 2. (a) Oxygen and (b) SiN profiles at the oxynitride film after annealing at 800  $^{\circ}\text{C}$  in various conditions by SIMS measurement.




Fig. 3. TEM cross section view of  $Si_3N_4/Si$  stack film annealing at 800 °C in condition C for 20 s.

CVD silicon nitride the dominant current component is due to the Frenkel–Poole (F–P) conduction mechanism, it is very interesting that N<sub>2</sub>O oxidation of NH<sub>3</sub>-nitridation Si<sub>3</sub>N<sub>4</sub> shows Fowler–Nordheim (FN) tunneling mechanism ( $\phi_B=2.2\,\mathrm{eV}$ ). We believe the limited of traps in this oxynitride film is probably responsible for this, because the F–P conduction requires a high density of traps. The fact that the dominant conduction mechanism in this oxynitride is tunneling is also verified by its relatively weak temperature dependence, as shown in Fig. 5(a) and (b).





Fig. 4. J-V characteristics of pure thermal oxide and a 15 Å Si<sub>3</sub>N<sub>4</sub> films of  $E_{\rm OT}$  with annealing at 800 °C in various conditions.






Fig. 5.  $J\!-\!V$  characteristics at various temperatures for oxynitride film annealed at 800 °C in condition (a) A and (b) B.

Fig. 6(a) shows the result after constant voltage stress at -3 V for sample with  $E_{\rm OT}=19.8$  Å annealed at 800 °C. No significant SILC was observed after  $10^4$ -s stressing. In Fig. 6(b), it shows the sample after different constant voltages stressing during  $10^3$ -s stressing. No significant SILC increase of leakage current was showed for these samples also. The




Fig. 6. SILC under constant voltage stress during different (a) voltage stress and (b) time stress for oxynitride film annealed at 800 °C.




Fig. 7.  $\Delta J/J(t=0)$  versus stress time plots of oxynitride film annealing at 800 °C in various conditions.

very lower SILC for this oxynitride can again be attributed to lower current fluence during the constant voltage stressing, which in return causes less trap generation and thus a very lower SILC. Fig. 7 shows gate current  $(\Delta J/J(t=0))$ , where  $\Delta J = [J(t) - J(t=0)]$ ) for different constant voltage stressing after  $10^4$ -s stressing. No significant charge trapping




Fig. 8. Comparison of intrinsic lifetime projection for oxynitride film annealed at 800 °C in different conditions. Illustration of loss in the maximum operating voltage by temperature acceleration, scaling to effective area, and calculation 0.01% failure for condition D.

occurred during stress. Recently, gate oxide failure is reported to be a limiting factor for scaling of oxide thickness, since time-to-breakdown decreases exponentially with increasing gate leakage current [19]. Due to its significant reduction of lower leakage current, oxynitride film can extend the scaling limit of SiO<sub>2</sub> in terms of dielectric reliability as well as stand-by power consumption. In Fig. 8, the cumulative impact of area scaling, 0.01% failure rate, and temperature acceleration in ten years is evaluated [20]. For condition D annealed at 800 °C, figures drawn well fit to the measured time-to-breakdown  $(T_{BD})$  at room temperature and 150 °C. The area scaling is calculated by assuming a Weibull distribution (63% value) with a random distribution of breakdown sites [21], [22]. The 150 °C-data have been a scaling of  $10^{-4}$  cm<sup>2</sup> to 0.1 cm<sup>2</sup>, and finally the 0.01%-line was calculated from the 150 °C-data. The maximum operating voltage could be as high as 1.1 V in these conditions. The longer time-to-breakdown  $(T_{bd})$  for the oxynitride film is primarily attributed to its lower leakage current, which causes less damage to the dielectric and thus contributes to a longer dielectric lifetime.

Fig. 9(a) shows a family of drain current curves of an nMOSFET transistor while Fig. 9(b) shows the corresponding transconductance and current at  $V_d=0.1~\rm V$  characteristics. The oxynitride device exhibits high drain current and high transconductance (724  $\mu \rm S$ ).

#### IV. CONCLUSIONS

The ultrathin oxynitride (18–21 Å) dielectric films were produced by  $N_2O$  oxidation of  $NH_3$ -nitridation  $Si_3N_4$ . Such films exhibit substantially lower leakage current than their thermal oxide counterparts. TEM image shows very smooth oxynitride/Si interface. The current transport properties in the oxynitride film differ significantly from those in conventional CVD silicon nitride film. The FN tunneling instead of F–P conduction dominates the current transport in the oxynitride film, which weakens the temperature dependence.




Fig. 9. (a)  $I_d-V_d$  characteristics of oxynitride. (b) Gm and  $I_d-V_g$  characteristic of oxynitride for nMOSFET.

The long  $T_{bd}$  in the oxynitride film is attributed to its low leakage current, which causes less damage to the dielectric. Constant voltage stressing and SILC measurements indicated that there is very little charge trapping and trap generation in the oxynitride film. These results suggest that the oxynitride film may be considered as a potential candidate for alternative gate dielectric after thermal oxide in the upcoming generations of ULSI applications.

# ACKNOWLEDGMENT

The authors would like to thank H.-H. Lin of the Department of Materials Science and Engineering, National Tsing Hua University, for TEM image.

### REFERENCES

- [1] C. Hu, "Gate oxide scaling limits and projection," in *IEDM Tech. Dig.*, 1996, pp. 319–322.
- [2] C. C. Chen, C. Y. Chang, C. H. Chien, T. Y. Huang, H. C. Lin, and M. S. Liang, "Temperature-accelerated dielectric breakdown in ultrathin gate oxides," *Appl. Phys. Lett.*, vol. 74, pp. 3708–3710, 1999.
- [3] A. Brand, K. Wu, S. Pan, and D. Chin, "Novel read disturb failure mechanism induced by FLASH cycling," in *IRPS Symp.*, 1993, pp. 127–132.
- [4] I. Chen, S. E. Holland, and C. Hu, "Electrical breakdown in thin gate and tunneling oxides," *IEEE Trans. Electron Devices*, vol. ED-32, p. 413, 1985.

- [5] K. Naruke, S. Taguchi, and M. Wada, "Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness," in *IEDM Tech. Dig.*, 1988, pp. 424–427.
- [6] S. C. Song, H. F. Luan, Y. Y. Chen, M. Gardner, J. Fulford, M. Allen, and D. L. Kwong, "Ultra thin ( < 20 Å) CVD Si<sub>3</sub>N<sub>4</sub> gate dielectric for deep-sub-micron CMOS devices," in *IEDM Tech. Dig.*, 1998, pp. 373–376.
- [7] Y. Shi, X. Wang, and T. P. Ma, "Electrical properties of high-quality ultrathin nitride/oxide stack dielectrics," *IEEE Trans. Electron Devices*, vol. 46, pp. 362–368, 1999.
- [8] S. C. Song, H. F. Luan, C. H. Lee, A. Y. Mao, S. J. Lee, J. Gelpey, S. Marcus, and D. L. Kwong, "Ultra thin high quality stack nitride/oxide gate dielectrics prepared by in-situ rapid thermal N<sub>2</sub>O oxidation of NH<sub>3</sub>-nitride Si," in VLSI Tech. Symp. Dig., 1999, pp. 137–138.
- [9] T. Yamamoto, T. Ogura, Y. Saito, K. Uwasawa, T. Tatsumi, and T. Mogami, "An advanced 2.5 nm oxidized nitride gate dielectric for highly reliable 0.25 m MOSFETs," in VLSI Tech. Symp. Dig., 1997, pp. 45–46.
- [10] L. K. Han, J. Kim, G. W. Yoon, J. Yan, and D. L. Kwong, "High quality oxynitride gate dielectrics prepared by reoxidation of NH<sub>3</sub>-nitrided SiO<sub>2</sub> in N<sub>2</sub>O ambient," *Electron. Lett.*, vol. 31, pp. 1196–1198, 1995.
- [11] E. Suzuki and Y. Hayashi, "Carrier conduction and trapping in metal-nitride-oxide-semiconductor structures," J. Appl. Phys., vol. 53, pp. 8880–8885, 1982.
- [12] D. V. Tsu, G. Lucovsky, and M. J. Mantini, "Local atomic structure in thin films of silicon nitride and silicon dioxide produced by remote plasma-enhanced chemical-vapor deposition," *Phys. Rev. B, Condens. Matter*, vol. 33, pp. 7069–7076, 1986.
- [13] K. Kobayashi, A. Teramoto, and M. Hirayama, "Charge transport in ultrathin silicon nitrides," *J. Electrochem. Soc.*, vol. 142, pp. 990–996, 1995
- [14] V. J. Kapoor, R. S. Bailey, and H. J. Stein, "Hydrogen-related memory traps in thin silicon nitride films," *J. Vac. Sci. Technol.*, vol. A1, pp. 600–603, 1983.
- [15] S. Fujita, T. Ohishi, T. Toyoshima, and A. Sasaki, "Electrical properties of silicon nitride films plasma-deposited from SiF<sub>4</sub>, N<sub>2</sub>, and H<sub>2</sub> source gases," J. Appl. Phys., vol. 57, pp. 426–431, 1985.
- [16] K. Alloert, A. Van Calster, H. Loos, and A. Lequesne, "A comparison between silicon nitride films made by PCVD of N<sub>2</sub>-SiH<sub>4</sub>/Ar, and N<sub>2</sub>-SiH<sub>4</sub>/He," *J. Electrochem. Soc.*, vol. 132, pp. 1763–1766, 1985.
- [17] S. C. Song, H. F. Luan, C. H. Lee, A. Y. Mao, S. J. Lee, J. Gelpey, S. Marcus, and D. L. Kwong, "Ultra thin high quality stack nitride/oxide gate dielectrics prepared by in-situ rapid thermal N<sub>2</sub>O oxidation of NH<sub>3</sub>-nitrided Si," VLSI Technol. Syst. Applica., pp. 78–81, 1999.
- [18] A. Y. Mao, J. Lozano, J. M. White, and D. L. Kwong, "N<sub>2</sub>O oxidation kinetics of ultra thin thermally grown silicon nitride," in *Proc. Mater. Res. Soc. Symp.*, vol. 567, 1999, pp. 107–112.
- [19] J. H. Stathis and D. J. DiMaria, "Reliability projection for ultra-thin oxides at low voltage," in *IEDM Tech. Dig.*, 1998, pp. 167–170.
- [20] R. Degraeve, N. Pangon, B. Kaczer, T. Nigam, G. Groeseneken, and A. Naem, "Temperature acceleration of oxide breakdown and its impact on ultra-thin gate oxide reliability," in *VLSI Tech. Symp. Dig.*, 1999, pp. 59–60.
- [21] R. Degraeve, G. Groeseneken, R. Bellens, J. L. Ogier, M. Depas, P. J. Roussel, and H. E. Maes, "New insights in the relation between electron trap generation and the statistical properties of oxide breakdown," *IEEE Trans. Electron Devices*, vol. 45, pp. 904–911, 1998.
- [22] T. M. Pan, T. F. Lei, and T. S. Chao, "Robust ultra-thin oxynitride dielectrics by NH<sub>3</sub> nitridation and N<sub>2</sub>O RTA treatment," *IEEE Electron Devices Lett.*, vol. 21, pp. 378–380, 2000.



**Tung Ming Pan** (S'01) was born in Taipei, Taiwan, R.O.C., in 1970. He received the B.S. degree from the Department of Electronics Engineering, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 1997. He is currently pursuing the Ph.D. degree at the Institute of Electronics at NCTU.

His current research areas focus on the development novel one-step cleaning solutions for pre-gate oxide cleaning technology and novel cleaning solutions for poly-Si film post chemical mechanical polishing. Applications of his research include the ultra-

thin oxynitride films and high-k gate dielectric materials for ULSI devices.



**Tan Fu Lei** (M'98) was born in Keelung, Taiwan, R.O.C., on September 17, 1944. He received the B.S. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1967 and the M.S. and Ph.D degrees in electronics engineering from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1970 and 1979, respectively.

From 1970 to 1972, he was with the Fine Products Microelectronics Corporation, Taiwan, as an Engineer working on the fabrication of small-signal transistors. From 1980 to 1982, he was the Plant Manager

of Photronic Corporation, Taiwan. In 1983, he joined the faculty at NCTU as an Associate Professor in the Department of Electronics Engineering and the Institute of Electronics. During 1984 to 1986, he was the Director of the Semi-conductor Research Center. During 1991 to 1998, he also was the deputy director of the National Nano Device Laboratory. Presently, he is a Professor (and the chairman is canceled) of the Department of Electronics Engineering and the Institute of Electronics. His research interests are semiconductor devices and VLSI technologies.



**Huang Chun Wen** was born in Tainan, Taiwan, R.O.C., in 1978. She received the B.S. degree from the Department of Electronics Engineering, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 2000. She is currently pursuing the M.S. degree at the Institute of Electronics at NCTU.

Her current research focuses on the study of ultrathin oxynitride films.



**Tien Sheng Chao** (S'88–M'92) was born in Penghu, Taiwan, R.O.C., in 1963. He received the Ph.D. degree in electronics engineering from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1992

He joined the National Nano Device Laboratories (NDL) as a Associate Researcher in July 1992, and became a Researcher in 1996. He was engaged in developing the thin dielectrics preparations and cleaning processes. He is presently responsible for the deep submicron device integration at NDL.