

Hot Carrier Reliability Improvement by Utilizing Phosphorus Transient Enhanced Diffusion for Input/Output Devices of Deep Submicron CMOS Technology

Howard Chih-Hao Wang, Carlos H. Diaz, Boon-Khim Liew, Jack Yuan-Chen Sun, *Fellow, IEEE*, and Tahui Wang

Abstract—This letter presents a deep submicron CMOS process that takes advantage of phosphorus transient enhanced diffusion (TED) to improve the hot carrier reliability of 3.3 V input/output transistors. Arsenic/phosphorus LDD nMOSFETs with and without TED are fabricated. The TED effects on a LDD junction profile, device substrate current and transconductance degradation are evaluated. Substantial substrate current reduction and hot carrier lifetime improvement for the input/output devices are attained due to a more graded n⁻ LDD doping profile by taking advantage of phosphorus TED.

Index Terms—Hot carriers, MOS devices, transient enhanced diffusion.

I. INTRODUCTION

IN THE development of deep submicron CMOS technologies, the use of a super-steep retrograde channel, highly doped shallow source/drain extensions and pocket halo implants are necessitated to maintain good short channel characteristics and high current drive [1]. Rapid thermal anneal (RTA) prior to side-wall spacer formation is adopted to suppress detrimental transient enhanced diffusion (TED) effects on shallow junction formation [2], [3]. Hot carrier effects in these devices are relieved by using reduced supply voltage (≤ 2.0 V). In some applications, CMOS technologies are required to offer input/output (I/O) interface compatible with higher operating voltages, for example, 3.3 V. To meet this requirement, dual gate-oxide process is employed, i.e., a thinner gate oxide for core devices and a thicker gate oxide for I/O devices. Since I/O devices usually share the same substrate architecture as in core devices to minimize processing cost, hot carrier effects become a major concern in the design of I/O devices.

Manuscript received October 27, 1999; revised April 27, 2000. The work of H. Wang and T. Wang was supported by National Science Council, R.O.C., under Contract NSC88-2215-E-009-042. The review of this letter was arranged by Editor C. Wann.

H. C.-H. Wang is with the Device, Technology, and Modeling Department, R&D, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C., and also with the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

C. H. Diaz, and B.-K. Liew are with the Device, Technology, and Modeling Department, R&D, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C.

J. Y.-C. Sun is with the Logic Technology Division, R&D, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C.

T. Wang is with the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

Publisher Item Identifier S 0741-3106(00)10808-0.

TABLE I
MAJOR STEPS IN TWO CMOS PROCESS FLOWS

Process A	Process B
Poly gate definition	Poly gate definition
S/D extension and halo implants for core device and I/O PMOS	S/D extension and halo implants for core device and I/O PMOS
<i>As/P nLDD implants for I/O NMOS</i>	<i>RTA</i>
<i>RTA</i>	<i>As/P nLDD implants for I/O NMOS</i>
Nitride spacer deposition	Nitride spacer deposition
Source/Drain Formation	Source/Drain Formation

To achieve better performance and hot carrier reliability, a hybrid arsenic/phosphorus (As/P) LDD junction is used in high voltage I/O transistors [4]. The phosphorus in hybrid implant can help grading the n⁻ LDD doping profile, thus reducing the peak electric field in the channel. To further increase the hot carrier resistance of I/O devices, we propose to take advantage of TED of phosphorus [5], [6] to yield a more graded n⁻ LDD doping profile. In this work, As/P LDD n⁻ MOSFET's with and without TED phosphorus are fabricated. Hot carrier effects in these devices are compared. The influence of phosphorus TED on the n⁻ junction profile, substrate current and device performance degradation is investigated.

II. EXPERIMENT

Two process sequences for a deep submicron dual gate-oxide CMOS technology are shown in Table I. In process A, RTA is applied after S/D extension and halo implants for core devices and the As/P LDD implant for I/O devices. In process B, the sequence of the As/P implant and RTA is reversed. All other conditions are the same. In process B, I/O devices can take advantage of phosphorus TED during subsequent nitride spacer deposition while core devices still have the same fabrication procedure as in process A. The deposition temperature and time of nitride spacer are 750 °C and 2 h, respectively. Three kinds of I/O devices are fabricated. Device A is made with the process flow A, device B is with the process flow B, and device C is the same




Fig. 1. Phosphorus doping profiles measured by SIMS. The x -axis denotes the depth in substrate.




Fig. 2. Ratio of maximum substrate current to source current plotted against gate length. $V_{ds} = 3.6$ V.

as device A except that the phosphorus dosage is increased by 20%. All the sample devices have a gate oxide thickness of 70 \AA . The gate length is from $0.26 \mu\text{m}$ to $0.5 \mu\text{m}$. The supply voltage for the I/O devices is 3.3 V.

III. RESULTS AND DISCUSSIONS

The SIMS results for the phosphorus doping profile in the three sample devices are drawn in Fig. 1. The x -axis in the figure denotes the depth in substrate. Device B apparently has a more graded phosphorus doping profile due to TED. Adding phosphorus dose in the hybrid implant (device C) simply increases the doping level, but does not change the slope of the doping profile. The phosphorus TED effect on maximum substrate current (I_{sub}) is examined in Fig. 2. The substrate current in the figure is normalized to the source current. The measurement drain bias is 3.6 V (10% above the supply voltage for over-stress) and the gate bias is about one half of the drain bias. Devices A and C (without TED) have nearly the same substrate current while device B (with TED) has a much smaller substrate current. The substrate current reduction is about 30% at $L_g = 0.35 \mu\text{m}$. The remarkable reduction in device B results from a more graded LDD junction, as shown in Fig. 1 and indicates that phosphorus TED can be utilized as a more effective way to improve hot carrier resistance as compared to other methods such as a straight phosphorus dose change. We also investigate the current driving capability of the three devices. It is found that drain saturation




Fig. 3. Substrate current plotted against drain saturation current. The drain saturation current is measured at $V_{ds} = 3.3$ V and $V_{gs} = 3.3$ V.




Fig. 4. Maximum transconductance degradation versus stress time. A power-law degradation rate is shown.

current (I_{dsat}) of device B is slightly improved over device A and the series resistance in LDD region is not significantly affected since the doping concentration of hybrid LDD is dominant by arsenic implant. The maximum I_{sub} versus the drain saturation current (I_{dsat}) is plotted in Fig. 3 for different channel lengths. The I_{dsat} is measured at $V_{ds} = 3.3$ V and $V_{gs} = 3.3$ V. At the same driving current, device B always exhibits a smallest I_{sub} . It should be mentioned that phosphorus TED has a minimal adverse effect on off-state drain leakage current. For example, for $0.35 \mu\text{m}$ gate length, the drain leakage current at $V_{gs} = 0$ V and $V_{ds} = 3.3$ V is $0.22 \text{ pA}/\mu\text{m}$ in device A, $0.25 \text{ pA}/\mu\text{m}$ in device B and $0.30 \text{ pA}/\mu\text{m}$ in device C. Threshold voltage roll-off degradation due to phosphorus TED is insignificant down to gate length of $0.3 \mu\text{m}$. The result is not shown here.

The stress-time dependence of hot carrier induced maximum transconductance ($G_{m, max}$) degradation is shown in Fig. 4. The devices have a gate length of $0.35 \mu\text{m}$. A maximum I_{sub} stress at $V_{ds} = 4.5$ V and $V_{gs} = 2.1$ V is used for accelerated degradation. All the devices follow a power-law degradation rate. The power factor is about 0.4, which is in agreement with published result [7]. From Fig. 4, we conclude that a significant improvement in the 10% $G_{m, max}$ degradation lifetime by three times can be achieved owing to the phosphorus TED effect.

IV. CONCLUSION

A CMOS process flow to take advantage of phosphorus TED in forming a more graded LDD junction in I/O devices is proposed. By using this approach, substantial improvement in hot carrier effects has been demonstrated. This process can effectively widen the performance-reliability window for I/O device design while maintaining suitability for core device development.

ACKNOWLEDGMENT

The SIMS measurement by TSMC's Failure Analysis Laboratory is greatly acknowledged.

REFERENCES

- [1] M. Rodder, S. Aur, and I.-C. Chen, "A scaled 1.8 V, 0.18 μm gate length CMOS technology: Device design and reliability considerations," in *IEDM Tech. Dig.*, 1995, pp. 415–418.
- [2] S. W. Crowder *et al.*, "The effect of source/drain processing on the reverse short channel effect of deep sub-micron bulk and SOI NMOSFET's," in *IEDM Tech. Dig.*, 1995, pp. 427–430.
- [3] H. Abiko *et al.*, "A channel engineering combined with channel epitaxy optimization and TED suppression for 0.15 μm n-n gate CMOS technology," in *VLSI Technology Symp. Dig.*, 1995, pp. 23–24.
- [4] D. K. Nayak, M. Y. Hao, J. Umali, and R. Rakkhit, "A comprehensive study of performance and reliability of P, As, and hybrid As/P nLDD junctions for deep-submicron CMOS logic technology," *IEEE Electron Device Lett.*, vol. 18, pp. 281–283, June 1997.
- [5] M. D. Giles, "Transient phosphorus diffusion below the amorphization threshold," *J. Electrochem. Soc.*, vol. 138, pp. 1160–1165, 1991.
- [6] H. R. Soleimani, "An investigation of phosphorus transient diffusion in silicon below the solid solubility limit and at a low implant energy," *J. Electrochem. Soc.*, vol. 141, pp. 2182–2187, 1994.
- [7] P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, "Consistent model for the hot-carrier degradation in N-channel and P-channel MOSFET's," *IEEE Trans. Electron Devices*, vol. 35, pp. 2194–2209, 1988.