# Two systolic architectures for multiplication in *GF*(2<sup>*m*</sup>)

W.C.Tsai and S.-J.Wang

**Abstract:** Two new systolic architectures are presented for multiplications in the finite field  $GF(2^m)$ . These two architectures are based on the standard basis representation. In Architecture-I, the authors attempt to speed up the operation by using a new partitioning scheme for the basic cell in a straightforward systolic architecture to shorten the clock cycle period. In Architecture-II, they eliminate the one clock cycle gap between iterations by pairing off the cells of Architecture-I. They compare their architectures with previously proposed systolic architectures and a semi-systolic architecture, and show that their Architecture-I offers the highest speed and Architecture-II the lowest hardware complexity.

#### 1 Introduction

In recent years, the finite field has been widely used in various data communication applications such as switching theory, error correction coding, pseudo-random number generation and cryptosystems, [1, 2]. A high-speed and low-complexity design for finite field arithmetic is very necessary for meeting the demands of wider bandwidths, better security, and higher portability for personal communication.

In these applications, the Galois field of order  $q = p^m$ , denoted as  $GF(p^m)$ , is usually used, especially in the case p = 2. Addition over  $GF(2^m)$  can be easily implemented by bit-wise exclusive-OR without any carry propagation problem. Multiplication over  $GF(2^m)$ , on the other hand, is much more complex. In the implementation of multiplication over  $GF(2^m)$ , the design may use standard basis, normal basis, or dual basis representation. In this paper, we will propose two high-speed and low-complexity systolic architectures based on standard basis representation (SBR).

For a high-speed multiplier over  $GF(2^m)$ , several designs [3–5] adopting the architecture of semi-systolic arrays have been proposed. However, all these semi-systolic architectures have to broadcast some global signals. It becomes more difficult to handle the broadcasting problem as the bit length *m* becomes larger. On the other hand, due to the regularity of cells and the locality of connections, a 'pure' systolic array, instead of a semi-systolic array, is usually a more appropriate choice for VLSI implementation [6–13]. These systolic architectures usually decompose multiplication over  $GF(2^m)$  into a sequence of additions to sum up partial products, and modular operations to perform SBR conversion. We may classify these systolic designs into two

© IEE, 2000

DOI: 10.1049/ip-cdt:20000785

University, 1001 Ta Hsueh Road, Hsinchu 30010, Taiwan, R.O.C. E-mail: {wctsai,u8211838}@cc.nctu.edu.tw categories according to their computation procedure: (1) summing first and (2) modulus first. The 'summing first' designs perform the addition first and then covert the sum into SBR form. Within this category, Wang et al. [7] implemented AB in a straightforward way, Wei [8] implemented  $AB^2 + C$ , Guo et al. [9] used a high-radix implementation for computing AB, and Mekhallalati et al. [10] slightly modified the systolic architecture in a semi-systolic array by applying a re-timing process to reduce the initial delay. Conversely, the 'modulus first' designs convert both the addend and the augend into SBR form first and then perform the addition. Within this category, Yeh et al. [6] implemented an architecture to compute AB + C, Ghafoor et al. [11] adopted the same architecture to perform the exponentiation operation, and Hasan et al. [12] arranged the converted addend and augend in a matrix form so that all the computations of multiplication, division, and inversion can be treated as matrix operations.

Among all these architectures, Yeh's design [6] is the fastest due to its shortest clock period, while one of Mekhallalati's designs (Systolic-II) [10] has a superior performance in the area-time product. In Yeh's architecture, the main operation is decomposed into two parallel operations to shorten the clock period and some flip-flops are inserted in the architecture to avoid the inherent one-clockcycle-gap problem of a bit-by-bit systolic array. However, the partitioning scheme needs one extra control signal, and the insertion of flip-flops increases both the area and power consumption. In Mekhallalati's design, re-timing is applied on the connections between the *i*th cell and the (i + 1)th cell of a semi-systolic architecture, where *i* is odd, to avoid the one-clock-cycle-gap problem and to reduce the latency down to *m* clock cycles, where *m* is the degree of the finite field  $GF(2^m)$ . In this design, a circuit-level optimisation is also applied on the cells to shorten the clock period.

In this paper, we propose two new architectures, Architecture-I and Architecture-II, to further improve the operation speed and to reduce the area complexity. Architecture-I effects the partitioning on the general cells in Kung's design [14] to shorten the clock period. Architecture-II is constructed by pairing off the cells in Architecture-I to reduce the latency. As will be shown in Section 4, the partitioning of cells makes Architecture-I one of the fastest

IEE Proceedings online no. 20000785

Paper first received 18th January and in revised form 23rd August 2000 The authors are with the Department of Electronics Engineering and Institute of Electronics, Engineering Building IV, National Chiao Tung

designs for computing *independent* multiplications, while the alliance of partitioning and pairing makes Architecture-II the fastest design for computing *dependent* multiplications. Moreover, Architecture-II has the lowest area-time complexity no matter whether the computed multiplications are dependent or independent.

#### 2 Systolic Architecture-I

 $GF(2^m)$ , an extension field of GF(2), contains  $2^m$  elements and a special polynomial F(x). Here, F(x) is a monic, irreducible polynomial over GF(2) of degree *m* and can be expressed as

$$F(x) = x^{m} + \sum_{i=0}^{m-1} f_{i} x^{i}$$
  
=  $x^{m} + f_{m-1} x^{m-1} + f_{m-2} x^{m-2} + \dots + f_{1} x + f_{0}$ , (1)

where  $f_i$  is either 0 or 1.

If  $\alpha$  is a root of F(x), the set  $\{1, \alpha, \alpha^2, \dots, \alpha^{m-1}\}$  forms the standard basis of  $GF(2^m)$ . For any two elements  $A(\alpha)$ and  $B(\alpha) \in GF(2^m)$ , they can be expressed in SBR form as:

$$A(\alpha) = \sum_{i=0}^{m-1} a_i \alpha^i = a_{m-1} \alpha^{m-1} + a_{m-2} \alpha^{m-2} + \ldots + a_1 \alpha + a_0,$$
(2)

and

$$B(\alpha) = \sum_{i=0}^{m-1} b_i \alpha^i = b_{m-1} \alpha^{m-1} + b_{m-2} \alpha^{m-2} + \dots + b_1 \alpha + b_0,$$
(3)

where  $a_i$  and  $b_i$  are binary numbers.

The multiplication of *A* and *B* can be computed by multiplying  $A(\alpha)$  with  $B(\alpha)$  first and then performing (modulo  $F(\alpha)$ ) to convert the product back to the SBR form. An algorithm for computing the multiplication  $P(\alpha) = A(\alpha) \times B(\alpha)$  over  $GF(2^m)$  can be expressed as:

# Multiplication algorithm over $GF(2^m)$ by using modulus operation

$$R^{0}(\alpha) = 0;$$
  
for  $i = 1$  to  $m$   
$$R^{i}(\alpha) = (R^{i-1}(\alpha)\alpha + a_{m-i}B(\alpha)) \pmod{F(\alpha)};$$
  
end.  
$$P(\alpha) = R^{m}(\alpha),$$

where  $a_j$  is the *j*th coefficient of  $A(\alpha)$ ,  $R^i(\alpha) = \sum_{j=0}^{m-1} r_j^i \alpha^j$  is the partial sum after the *i*th iteration, and  $a_{m-i}B(\alpha) = \sum_{j=0}^{m-1} (a_{m-i}b_j)\alpha^j$ . The main operation,  $R^i(\alpha) = (R^{i-1}(\alpha)\alpha + a_{m-i}B(\alpha))$ 

The main operation,  $R^{i}(\alpha) = (R^{i-1}(\alpha)\alpha + a_{m-i}B(\alpha))$ (mod  $F(\alpha)$ ), of the above algorithm can be rewritten as  $R^{i}(\alpha) = (R^{i-1}(\alpha)\alpha \pmod{F(\alpha)}) + a_{m-i}B(\alpha)$ . This is because  $a_{m-i}B(\alpha)$  is already in SBR form. Hence, the computation of  $R^{i}(\alpha)$  can be treated as the combination of a modular operation and an addition. The modular operation  $(R^{i-1}(\alpha)\alpha) \pmod{F(\alpha)}$ , can be computed by converting the highest order term of  $(R^{i-1}(\alpha)\alpha)$  into the SBR form first, and then adding the converted result with the remaining part of  $(R^{i-1}(\alpha)\alpha)$ . That is,

$$\begin{aligned} R^{i-1}(\alpha)\alpha) \pmod{F(\alpha)} \\ &= \sum_{k=0}^{m-1} r_k^{i-1} \alpha^{k+1}, \\ &= r_{m-1}^{i-1} \alpha^m + \sum_{k=0}^{m-2} r_k^{i-1} \alpha^{k+1}, \\ &= r_{m-1}^{i-1} \sum_{j=0}^{m-1} f_j \alpha^j + \sum_{j=1}^{m-1} r_{j-1}^{i-1} \alpha^j, \\ &= \sum_{j=0}^{m-1} (r_{m-1}^{i-1} f_j + r_{j-1}^{i-1}) \alpha^j \pmod{r_{-1}^{i-1}} \equiv 0). \end{aligned}$$

At the bit level, the algorithm becomes

### Bit-level multiplication algorithm over $GF(2^m)$

$$R^{0}(\alpha) = 0; \ r_{-1}^{k} = 0, \ k = 1 \text{ to } m;$$
  
for  $i = 1$  to  $m$   
$$R^{i}(\alpha) = \sum_{j=0}^{m-1} (r_{m-1}^{i-1} f_{j} \oplus r_{j-1}^{i-1} \oplus a_{m-i} b_{j}) \alpha^{j};$$
  
end  
$$P(\alpha) = R^{m}(\alpha).$$

In the above algorithm, the main operation can be computed bit-by-bit by adding three operands:  $r_{m-1}^{i-1}f_j$ ,  $r_{j-1}^{i-1}$ , and  $a_{m-i}b_j$ . Because  $r_{m-1}^{i-1}$ , the MSB of  $R^{i-1}(\alpha)$ , is involved in the computation of  $r_j^i$  for all j, it is more efficient to compute  $R^i(\alpha)$  with the most significant bit calculated first. Hence, in the above algorithm, we compute  $R^i(\alpha)$  starting from the MSB toward the LSB. A 2D systolic architecture [7] for the implementation of this multiplication algorithm is illustrated in Fig. 1. In this figure, the data dependency between bits and between iterations is shown. The cell on the *j*th column and *i*th row computes the *j*th bit of  $R^i(\alpha)$  by computing

$$r_{j}^{i} = r_{m-1}^{i-1} f_{j} \oplus r_{j-1}^{i-1} \oplus a_{m-i} b_{j},$$
(4)

where  $r_{m-1}^{i-1}$  is the most significant coefficient of  $R^{i-1}(\alpha)$ . By applying vertical projection on this 2D systolic array, we get the 1D systolic array as shown in Fig. 2. The timing sequence of  $r_j^i$ 's is illustrated in Fig. 3. Note that the delay time between successive iterations is two clock cycles; there is a one clock cycle gap between  $r_{m-1}^{i-1}$  and  $r_{m-1}^{i}$ , a clock cycle gap between  $r_{m-1}^{i}$  and  $r_{m-1}^{i+1}$ , and so on. This is due to the inherent characteristics of the (mod  $F(\alpha)$ ) operation in the multiplication algorithm, as will be stated in the next paragraph.

In eqn. 4, it can be seen that  $r_{j-1}^{i-1}$  is required to compute  $r_{j}^{i}$ . Consider we want to compute  $R(\alpha)$  bit-by-bit. After the computation of  $r_{j-1}^{i-1}$ , we need one more clock cycle to calculate  $r_{j-1}^{i-1}$  before the computation of  $r_{j}^{i}$ . That is to say, there exists one clock cycle delay between the computation of the same order coefficient in two adjacent iterations. Hence, the average computation sover  $GF(2^m)$  becomes 2mN clock cycles: mN cycles to operate plus mN interlaced clock cycles to wait. To further improve the performance of the architecture, these idling clock cycles could be utilised to compute another independent operation without any time conflict; i.e. this bit-by-bit architecture can achieve the performance of m clock cycles per operation when computing *independent* multiplications.



**Fig. 1** A 2D systolic architecture for multiplication in  $GF(2^m)$ 

In this paper, we propose a new architecture to further improve the computation speed by partitioning the main operation of the bit-level algorithm. In eqn. 4, note that  $f_j$ ,  $a_{m-i}$ , and  $b_j$  could be available in advance. As  $r_{m-1}^{i-1}$  is ready,  $r_{m-1}^{i-1}f_j \oplus a_{m-i}b_j$  can be calculated immediately.



**Fig. 2** A 1D systolic architecture for multiplication in  $GF(2^m)$ 



**Fig. 3** *Timing sequence of*  $r_l^k$ 

IEE Proc.-Comput. Digit. Tech, Vol. 147, No. 6, November 2000

Hence, the computation of  $r_j^i$  can be partitioned into two simpler operations to shorten the clock period. These two operations are

$$P_j = r_{m-1} J_j \oplus a_{m-1} J_j,$$

$$r_{j}^{i} = r_{j-1}^{i-1} \oplus p_{j}^{i},$$
 (6)

This partitioned architecture, called Architecture-I, is shown in Fig. 4 and its 1D systolic architecture is shown in Fig. 5. Two kinds of simple cells are used to calculate  $p_j^i$  and  $r_j^i$ , respectively; the upper layer cells compute  $p_j^i$  while the lower layer cells compute  $r_j^i$ .

The operation of Architecture-I can be expressed in the following algorithm:

$$r_k^0 = 0, \text{ for } k = 0 \text{ to } m - 1,$$
  

$$r_{-1}^k = 0, \text{ for } k = 1 \text{ to } m;$$
  
for  $i = 1$  to  $m$   
in parallel  
for  $j = m - 1$  to  $0$   
in parallel  

$$p_j^i = r_{m-1}^{i-1} f_j \oplus a_{m-i} b_j,$$
  

$$r_j^i = r_{j-1}^{i-1} \oplus p_j^i,$$
  
end in parallel  
end in parallel  
end.

(5)



Fig. 4 Dependence graph for 2D Architecture-I



Fig. 5 Dependence graph for 1D Architecture-I





The timing sequence of  $p_l^k$ 's and  $r_l^k$ 's is shown in Fig. 6. The delay time between successive iterations is still two clock cycles, while the clock period has now been shortened due to the partitioning operation. Note that Architecture-I can also achieve full utilisation when calculating independent multiplications over  $GF(2^m)$ . The clock period before partitioning is the delay of two XOR gates and one AND gate. After partitioning, the clock period becomes the delay of one XOR gate and one AND gate. Since the computation of  $p_j^i$  and  $r_j^i$  can be done in parallel, the average number of clock cycles per multiplication is not changed. The detailed comparison of Architecture-I and some other architectures will be presented later, in Section 4.

#### 3 Systolic Architecture-II

As mentioned before, even though Architecture-I can compute a sequence of *independent* multiplications with full utilisation, it can only achieve 50% utilisation for a sequence of *dependent* multiplications. This is because the dependence between multiplications precludes the possibility of interlaced computations. In this case, each cell can only operate half of the time and has to wait for the other half due to the one-clock-cycle-gap problem. In this section, we propose another architecture, Architecture-II, which is more efficient than Architecture-I when computing dependent multiplications. In Architecture-II, we use cell merging in order to calculate some of the operations before hand. These pre-computed operations make the removal of the idling cycles in Architecture-I possible. This removal of idling cycles can thus increase the computation efficiency when dealing with *dependent* multiplications.

As mentioned before, there is a one-clock-cycle-gap problem in a bit-by-bit architecture. Our Architecture-I is basically a bit-by-bit architecture, and the one-clock-cyclegap problem does exist in that architecture. To avoid this problem, we merge the cells in Architecture-I in a specific way, as shown in Fig. 7. In this figure, we group  $r_i^i$ ,  $r_{i-1}^i$ , way, as shown in Fig. 7. In the second seco  $p_{j-1}^{i+1}$  are computed in the *k*th clock cycle and  $r_{j-2}^{i}$ ,  $r_{j-3}^{i}$ ,  $p_{j-2}^{i+1}$ , and  $p_{j-3}^{i+1}$  are computed in the (k + 1)th clock cycle, then  $r_{j}^{i+1}$ ,  $p_{j-2}^{i+1}$ , and  $p_{j-1}^{i+2}$  can also be calculated in the (k + 1)th clock cycle. It looks infeasible, at first glance, to have  $r_{i-1}^{i+1}$  calculated in the (k+1)th clock cycle, since the computation of  $r_{j-1}^{i+1}$  depends on  $r_{j-2}^{i}$ . However, assume we remove the latch between  $r_{i-2}^{i}$  and  $r_{i-1}^{i+1}$ ; i.e., in the (k + 1)th clock cycle,  $r_{j-1}^{i+1}$  is to be computed immediately after  $r_{j-2}^{i}$  is computed. Then, all  $r_{j}^{i+1}$ ,  $r_{j-1}^{i+1}$ ,  $p_{j}^{i+2}$ , and  $p_{j-1}^{i+2}$ can be calculated in the (k+1)th clock cycle without a time conflict. Similarly, we remove the latch between  $r_{j-4}^{i}$  and  $r_{j-3}^{i+1}$ , the latch between  $r_{j-6}^{i}$  and  $r_{j-5}^{i+1}, \ldots$ , and so on. The removal of these latches only forms a local data propagation and won't create any global propagation path. Moreover, after merging the cells, we can remove half of the latches that have been used to keep  $a_i$ 's,  $r_{m-1}^i$ 's, and the control signals. This removal can save a huge amount of latches (Fig. 8). The area and power consumption of the architecture can thus be greatly reduced after eliminating these latches.

After merging the cells, the kth general cell of Architecture-II in iteration i computes the following four operations

$$r_j^i = r_{j-1}^{i-1} \oplus p_j^i,$$
 (7)

$$r_{j-1}^i = r_{j-2}^{i-1} \oplus p_{j-1}^i,$$
 (8)

$$p_j^{i+1} = r_{m-1}^i f_j \oplus a_{m-i-1} b_j, \tag{9}$$

IEE Proc.-Comput. Digit. Tech, Vol. 147, No. 6, November 2000



Fig. 7 2D dependence graph of the merged architecture (Architecture-II)

and

$$p_{j-1}^{i+1} = r_{m-1}^{i} f_{j-1} \oplus a_{m-i-1} b_{j-1}, \qquad (10)$$

where j = 2k.

The operation of Architecture-II can be expressed in the following algorithm (for m is odd):





Fig. 8 1D dependence graph of the merged architecture (Architecture-II)

IEE Proc.-Comput. Digit. Tech, Vol. 147, No. 6, November 2000

$$\begin{aligned} r_k^{-1} &= 0, \ k = 0 \ \text{to} \ m - 1; \\ p_k^0 &= 0, \ k = 0 \ \text{to} \ m - 1; \\ r_{-1}^k &= 0, \ k = 0 \ \text{to} \ m; \\ \text{for} \ i &= 0 \ \text{to} \ m; \\ \text{for} \ i &= 0 \ \text{to} \ m; \\ \text{for} \ i &= 0 \ \text{to} \ m; \\ \text{for} \ k &= \lceil (m - 1)/2 \rceil \ \text{to} \ 0 \\ j &= 2k + 1, \\ in \ parallel \\ r_j^i &= r_{j-1}^{i-1} \oplus p_j^i, \\ r_{j-1}^i &= r_{j-2}^{i-1} \oplus p_{j-1}^i \\ p_{j}^{i+1} &= r_{m-1}^i f_j \oplus a_{m-i-1} b_j, \\ p_{j-1}^{i+1} &= r_{m-1}^i f_{j-1} \oplus a_{m-i-1} b_{j-1} \\ end \ in \ parallel \\ end \ in \ parallel \end{aligned}$$

Figs. 7 and 8 also show the implementation of this algorithm. The upper layer cells compute  $r_j^{i-1}$  and  $r_{j-1}^{i-1}$ , while the lower layer cells compute  $p_j^i$  and  $p_{j-1}^i$ . The computation sequence is shown in Fig. 9. In the MSB cell,  $r_{m-1}^i$  is calculated and then immediately used for the

time					
unic	i-1	i-1	i-1		
	r <sub>m-1</sub>	r <sub>m-3</sub>	r <sub>m-5</sub>	•••	
	i-1	i-1	i-1		
	r <sub>m-2</sub>	r <sub>m-4</sub>	r <sub>m-6</sub>	•••	
	i	i	i		
	P <sub>m-1</sub>	P <sub>m-3</sub>	р <sub>т-5</sub>	•••	
	i	i	i		
	P <sub>m-2</sub>	Pm-4	P_m-6	•••	
		i	i	i	
		'm-1	' <sub>.</sub> m-3	' <sub>.</sub> m-5	•••
		ľo	ľ.	ľo	
		m-∠ i⊥1	m-4	i11-6	
		D m 1	D m 0	D	•••
		i+1	i+1	i+1	
		p <sub>m-2</sub>	р <sub>т-4</sub>	р <sub>т-6</sub>	•••
Fig. 9	Timing s	equence of	$p_l^k$ 's and $r_l^k$	k's	

computation of  $p_{m-1}^{i+1}$  and  $p_{m-2}^{i+1}$ , according to eqns. 9 and 10. This temporal dependency, which includes one XOR operation for  $r_{m-1}^{i}$  and one AND plus one XOR operation for  $p_{m-1}^{i+1}$  or  $p_{m-2}^{i+1}$ , forms the critical path of Architecture-II. Since there is no one-clock-cycle-gap problem in Architecture-II, we can compute N dependent m-bit multiplications in mN clock cycles with the clock period being about one AND and two XOR gate delay. Conversely, Architecture-I computes N dependent m-bit multiplications in 2mN clock cycles with a clock period of about one AND and one XOR gate delay. Therefore, for computing dependent multiplications, Architecture-II is superior to Architecture-I in computation speed, area size, and power consumption. Detailed comparisons of Architecture-II to some other architectures will be presented in the next section.

#### Comparisons for multiplication over $GF(2^m)$ 4

In this section, we compare our designs with several systolic arrays for their performance in computing multiplications over  $GF(2^m)$ . For a fair comparison, we add serial output circuits to our architectures, as shown in Fig. 10a and b, and add a control signal to reset all flip-flops.



Fig. 10 The two new architectures with serial output circuits a Architecture-I b Architecture-II

Author	Cycles	Delay per cell, ns	Total ns	AT
	no. of cells	area per cell, gate count	total area	( <i>m</i> ² ns)
Yeh <i>et al.</i> [ <mark>6</mark> ]	т* т	$T_{and} + T_{xor} + T_{latch} \approx 1.66$ $3A_{and} + 2A_{xor} + 10A_{latch} + A_{mux} = 90.5$	≈1.66 <i>m</i> * 90.5 <i>m</i>	150*
Wang <i>et al.</i> [7]	m* m	$T_{and} + T_{3xor} + T_{latch} \approx 1.84$ $3A_{and} + A_{3xor} + A_{mux} + 10A_{latch} = 88.5$	≈1.84 <i>m</i> * 88.5 <i>m</i>	163*
Hasan <i>et al.</i> [12]	m* m	$T_{and} + T_{xor} + T_{latch} \approx 1.66$ $3A_{and} + 2A_{xor} + A_{mux} + 11A_{latch} = 98$	≈1.66 <i>m</i> * 98 <i>m</i>	163*
Systolic-lb [10]	2 <i>m</i> 0.5 <i>m</i>	$T_{and} + T_{5xor} + T_{mux} + T_{latch} \approx 2.65$ $4A_{and} + A_{5xor} + 7A_{latch} = 68.5$	≈5.3m 34.3m	182
Systolic-II [10]	т 0.5 <i>т</i>	$T_{and} + T_{5xor} + T_{mux} + T_{dmux} + T_{latch} \approx 3.1$ $5A_{and} + A_{5xor} + A_{mux} + A_{dmux} + 9A_{latch} = 91$	≈3.1 <i>m</i> 45.5 <i>m</i>	141
Architecture-I	т* т	$T_{and} + T_{xor} + T_{latch} \approx 1.66$ $2A_{and} + 2A_{xor} + A_{mux} + 8A_{latch} = 74$	$pprox$ 1.66 $m^{*}$ 74 $m$	123*
Architecture-II	т 0.5 <i>т</i>	$T_{and} + 2T_{xor} + T_{latch} \approx 2.12$ $4A_{and} + 4A_{xor} + 2A_{mux} + 9A_{latch} = 95.5$	≈2.12 <i>m</i> 47.8 <i>m</i>	101

#### Table 1: Comparisons for computing multiplications

 $T_{and}$ : delay of a two-input AND gate (0.33 ns).

 $T_{xor}$ : delay of a two-input XOR gate (0.46 ns).

 $T_{mux}$ : delay of a two-input Multiplex gate (0.45 ns).

 $T_{dmux}$ : delay of a two-output Demultiplex gate (0.45 ns).

 $T_{3xor}$ : delay of a three-input XOR gate (0.64 ns).

 $T_{5xor}$ : delay of a five-input XOR gate (1 ns).

 $T_{latch}$ : delay of a latch gate (0.87 ns).

\*: double if the dependent multiplications are computed. m is the order of the finite field GF(2<sup>m</sup>).

A<sub>and</sub>: area of a two-input AND gate (1.5).

 $A_{xor}$ : area of a two-input XOR gate (4).

 $A_{mux}$ : area of a two-input Multiplex gate (3).

A<sub>dmux</sub>: area of a two-output Demultiplex gate (3).

 $A_{3xor}$ : area of a three-input XOR gate (6).

 $A_{5xor}$ : area of a five-input XOR gate (10).

 $A_{latch}$ : area of a latch gate (7.5).



**Fig. 11** Hardware implementation of  $M^E \pmod{F(\alpha)}$  with the Architecture-I structure

The comparisons of the average speed for computing a sequence of dependent and independent multiplications are shown in Table 1. In this table, all the bit-by-bit structures (including [6, 7, 12] and Architecture-I) need 2m clock cycles per operation for dependent multiplications, and m clock cycles per operation for independent multiplications. On the other hand, for most architectures which are not bit-by-bit structures, like our Architecture-II, and Mekhallala-ti's systolic-II design [10], the average time becomes m clock cycles per operation for both dependent and independent multiplications. Note that, however, Mekhallalati's systolic-Ib design [10] needs 2m clock cycles per operation for both dependent and independent multiplications. This

is due to the fact that when this architecture is computing a multiplication, no other multiplication can be computed in parallel.

Among the bit-by-bit structures Architecture-I uses partitioning to shorten the clock period. In Yeh's design [6] and Hasan's design [12], different partition methods are adopted. On the other hand, for those structures which are not bit-by-bit architecture, the clock period is lengthened after merging. In both of Mekhallalati's designs [10], the cells are merged via the re-timing process of a semisystolic array, and the expanded clock period is shortened by applying optimisation to the merged cells. In our Architecture-II, however, the cells are merged from Archi-



**Fig. 12** Hardware implementation of  $M^E$  (mod  $F(\alpha)$ ) with the Architecture-II structure

tecture-I, which has applied partitioning on the general cells in Fig. 1. Due to the finer structure in Architecture-I, it is easier, and there is more flexibility to carry out the merging while keeping a balanced pipeline structure.

The timing and area estimation is based on the delay and gate count information of a TSMC  $0.35\mu$  cell library. Since there is no 5-input XOR gate in the library, we estimate its delay and gate count ourselves. In Table 1 we can see that the delay in [6, 15] is similar to the delay of Architecture-I. This is because all these designs have applied partitioning on their architectures. However, due to their complicated methods of handling the one-clock-cycle-gap problem, Yeh's and Hasan's designs [6, 15] consume a larger area than our Architecture-I. Table 1 shows that the computation speed of our Architecture-II is the fastest when calculating independent multiplications. Moreover, as mentioned before, a large number of latches can be removed after merging. Therefore, the area size and power consumption are greatly reduced in Mekhallalati's designs and our Architecture-II design. In Table 1, we can also see that Architecture-I is superior to others in the speed matter of the computation of independent multiplications, while Architecture-II is more suitable for computing dependent multiplications.

In Figs. 11 and 12 we illustrate the implementation of modular exponentiation with Architecture-I and Architecture-II acting as the main cores, respectively. In these figures, the controllers generate the controlling signals to collect the results of modular multiplications and to arrange the inputs of modular multiplications. According to an HSPICE simulation, the delay for Architecture-I is 1.6 ns and the delay for Architecture-II is 2.3 ns. To calculate exponentiations over  $GF(2^{155})$ , Architecture-I can achieve 4 Mbit/s and Architecture-II can achieve 2.8 Mbit/s.

## 5 Conclusion

We have proposed two architectures for increasing the performance of multiplication over  $GF(2^m)$ . This was achieved by increasing the pipeline stage to shorten the clock cycle period, and by pairing off the cells to avoid the one-clock-cycle-gap problem. Among these two architectures, Architecture-I is suitable for calculating independent multiplications and Architecture-II is suitable for calculating dependent multiplications. Architecture-II has lower complexity in area-time. Two architectures are also proposed to compute exponentiations over  $GF(2^m)$ , based on our Architecture-I and Architecture-II, respectively. The architecture using Architecture-I as its main core can achieve 4 Mbit/s while the architecture using Architecture-II can achieve 2.8 Mbit/s.

#### References 6

- MCWILLIAMS, F., and SLOANE, N.: 'Theory of error correcting 1 codes' (North Holland, New York, 1977) DENNING, D.: 'Cryptography and data security' (Addison-Wesley,
- 2 1982)
- BANDYOPADHYAY, S., and SENGUPTA, A.: 'Algorithms for multi-3 DANDTOFADH FAT, S., and SENGOP FA, A.: Algorithms for induplication in Galois field for implementation using systolic arrays', *IEE Proc. E, Comput. Digit. Tech.*, 1988, **135**, (6), pp. 336–340 GUO, J.-H., and WANG, C.-L.: 'Digit-serial systolic multiplier for finite fields *GF*(2<sup>m</sup>)', *IEE. Proc., Comput. Digit. Tech.*, 1998, **145**, (2), 145, (2), 1
- 4
- pp. 143–148 JAIN, S.K., SONG, L., and PARHI, K.K.: 'Efficient semisystolic architectures for finite-field arithmetic', *IEEE Trans. VLSI Syst.*, 5 YEH, C.-S., REED, I.S., and TROUNG, T.K.: 'Systolic multipliers for
- 6
- finite fields  $GF(2^m)$ ', *IEEE Trans. Comput.*, 1984, **c-33**, pp. 357–360 WANG, C.-L., and LIN, J.-L.: 'Systolic array implementation of multipliers for finite fields  $GF(2^m)$ ', *IEEE Trans. Circuits Syst.*, 1991, 7 38, (7), pp. 796–800
  WEI, S.-W.: 'VLSI architectures for computing exponentiations, multi-
- 8 Well, S.-W.: VLSI architectures for computing exponentiations, induplicative inverses, and divisions in  $GF(2^m)$ ', *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, 1997, **44**, (10), pp. 847–855 GUO, J.-H., and WANG, C.-L.: 'Systolic array implementation of Euclid's algorithm for inversion and division in  $GF(2^m)$ '. IEEE Inter-
- 9 mational Symposium on *Circuits and Systems*, 1996, pp. 481–484 MEKHALLALATI, M.C., IBRAHIM, M.K., and ASHUR, A.S.: 'New
- 10 low complexity bidirectional systolic structures for serial multiplication over the finite field  $GF(q^m)$ ', *IEE Proc.*, *Circuits Devices Syst.*, 1998,
- 145, (1), pp. 55–60 GHAFOOR, A., and SINGH, A.: 'Systolic architecture for finite field exponentiation', *IEE Proc., Comput. Digit. Tech.*, 1989, **136**, (6) pp. 11
- 12 HASAN, M.A., and BHARGAVA, V.K.: 'Bit-serial systolic divider and multiplier for finite fields  $GF(2^m)$ ', *IEEE Trans. Comput.*, 1992, 41, (8),
- pp. 972–980 WANG, C.-L.: 'A systolic exponentiator for finite field  $GF(2^m)$ '. Proceedings of the 34th Midwest Symposium on *Circuits and Systems*, 1, pp. 279–282 13
- KUNG, S.Y.: 'On supercomputing with systolic/wavefront array processors', *Proc. IEEE*, 1984, pp. 867–884 HASAN, M.A., and BHARGAVA, V.K.: 'Division and bit-serial multi-14
- 15 plication over GF(q<sup>m</sup>)', IEE Proc., Comput. Digit. Tech., 1992, 139, (3), pp. 230-236