

Home Search Collections Journals About Contact us My IOPscience

Improvement of Polysilicon Oxide Integrity Using  ${\rm NF}_3\text{-}{\rm Annealing}$ 

This content has been downloaded from IOPscience. Please scroll down to see the full text. 2000 Jpn. J. Appl. Phys. 39 L562 (http://iopscience.iop.org/1347-4065/39/6B/L562) View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11 This content was downloaded on 28/04/2014 at 07:50

Please note that terms and conditions apply.

# Improvement of Polysilicon Oxide Integrity Using NF<sub>3</sub>-Annealing

Wen Luh YANG, Ming Sun SHIEH<sup>1</sup>, Yu Min CHEN, Tien Sheng CHAO<sup>2</sup>,

Don-Gey LIU and Tan Fu LEI<sup>1</sup>

Institute and Department of Electrical Engineering, Feng Chia University, Taichung, Taiwan, R.O.C. <sup>1</sup>Institute and Department of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C. <sup>2</sup>National Nano Device Laboratories, Hsinchu, Taiwan, R.O.C.

(Received April 7, 2000; accepted for publication May 19, 2000)

We report a method to improve the polysilicon oxide integrity by using NF<sub>3</sub>-annealing. Incorporating with stronger Si–N and Si–F bonds at the polysilicon/ polyoxide interface, significant improvements are found in terms of roughness, breakdown strength, charge-to-breakdown, and stress-induced-leakage-current.

KEYWORDS: polyoxide, NF3-annealing, nitrogen, fluorine, SILC

### 1. Introduction

For nonvolatile memories such as erasable-programmable read-only memory (EPROM), electrical-erasable programmable read-only memory (EEPROM), and Flash, thermal oxides grown on n<sup>+</sup> polysilicon (polyoxides) have been used as the interdielectrics. Requirements of the polyoxides include low leakage current and high electric breakdown field  $(E_{bd})$ to achieve a long charge retention time. However, polyoxides exhibit lower  $E_{\rm bd}$  and higher leakage current than oxides grown on single crystal silicon due to surface roughness caused by the enhanced oxidation at polysilicon grain boundaries. Recent studies show that the reliability of MOS and polyoxide capacitors can be improved by introducing proper amounts of fluorine.<sup>1-3)</sup> It also reported that the N<sub>2</sub>Ogrown and N2O-annealing polyoxides have better electrical performance than O<sub>2</sub>-grown polyoxide, which attributes to the nitrogen incorporation at the polysilicon/polyoxide interface.<sup>4,5)</sup> Therefore, in this paper, NF<sub>3</sub>-annealing is proposed to achieve the advantages of both nitrogen and fluorine simultaneously. By using optimized NF<sub>3</sub> flow-rate, it can be expected to improve the polyoxide integrity. As compared to the ion-implantation, this method provides a low cost and high throughput for mass production.

### 2. Experimental

The n<sup>+</sup>-polysilicon/polyoxide/n<sup>+</sup>-polysilicon capacitors were fabricated on the p-type (100) silicon wafers. First, a 100 nm-thick buried oxide was thermally wet oxidized at 1000°C. Then the polysilicon layer (bottom polysilicon) with a thickness of 300 nm was deposited and subsequently doped with POCl<sub>3</sub> at 875°C to obtain a sheet resistance of 40- $60 \Omega/\Box$ . The p-glass was stripped off and then an 83 Å polyoxide was grown at 900°C in dilute  $(N_2 + O_2)$  ambient. After that, a 300 nm-thick top polysilicon layer was deposited, followed by annealing in the diluted NF<sub>3</sub> gas. Samples were annealed in NF3 at 600°C with pressure of 260 mTorr for different time, 10 to 30 minutes in a low-pressure chemicalvapor-deposition (LPCVD) system. After optimization, the flow rates for N<sub>2</sub> and NF<sub>3</sub> are set at 200 and 3 sccm, respectively. Then top polysilicon was doped by  $POCl_3$  as the n<sup>+</sup>polysilicon gate electrode at 875°C for 1 hour. After defining the top gate pattern, a passivation oxide was deposited by plasma enhanced chemical vapor deposition (PECVD) and contact holes were opened. Finally, Aluminum was sputtered, patterned, and sintered at 350°C for 40 minutes.

## 3. Results and Discussion

Figure 1 shows curves of current density vs electric field. The electric field is defined as  $V_{\rm g}/T_{\rm ox}$ , where  $V_{\rm g}$  is the gate voltage. The breakdown field,  $E_{bd}$ , increases with the introduction of NF3-annealing, which reaches a maximum of 15 MV/cm for 20 minutes case. The inset in Fig. 1 shows the root-mean-square roughness measured by the atomic force microscope (AFM) of bottom polysilicon with different NF<sub>3</sub>annealing time. The value of surface roughness decreases as introduction of NF3 and reaches to a minimum for 20-min annealing. These results show that 20-min annealing is the optimized condition to obtain the smoothest surface of the bottom polysilicon, and results in a highest  $E_{bd}$  in return. For a longer annealing time, i.e., 30-min, excessive fluorine and/or nitrogen atoms break the Si-O-Si bonds and create non-bridging oxygen defects. Figure 2 shows gate voltage shift under constant current stressing at  $100 \,\mu \text{A/cm}^2$  for these four samples. NF<sub>3</sub>-annealing samples show a smaller charge trapping-rate than control sample. This implies NF3-annealing samples have better immunity to electron trapping than control.

As considering the reliability of polyoxide in nonvolatile memories, charge-to-breakdown ( $Q_{bd}$ ) is to guaranty long read/write cycles. In the conventional polyoxide fabrication,  $Q_{bd}$  values are very small (in the range of 0.01 to 0.1 C/cm<sup>2</sup>)



Fig. 1. The J-E characteristics of polyoxides with/without NF<sub>3</sub> annealed for positive top-gate bias. The inset is surface roughness for these four samples.



Fig. 2. The curves of gate voltage shifts versus stress time under a constant current stressing at  $100 \,\mu$ A/cm<sup>2</sup>.



Fig. 3. The Weibull plots of the charge-to-breakdown for NF<sub>3</sub>-annealing polyoxide in different time at room temperature of 25°C. The stress current density is 10 mA/cm<sup>2</sup>.

due to surface roughness and non-uniform polyoxide thickness. Figure 3 shows the  $Q_{bd}$  for these four samples. With NF<sub>3</sub> treatments,  $Q_{bd}$  increases significantly. Besides the improvement on roughness as mentioned in Fig. 1, the improved integrity is also due to incorporation of nitrogen and fluorine atoms which relax the interface stress.<sup>2,4)</sup> It is found that  $Q_{bd}$ greater than 1 C/cm<sup>2</sup> can be obtained as NF<sub>3</sub> annealing time is larger than 20-min. Finally the stress-induced-leakagecurrent (SILC) was investigated. Mechanism of SILC could be explained by the stress-induced weak sports with a lowing barrier height, the trap-assisted tunneling by the neutral electron trap filling and emptying, and the positive charge assisted tunneling.<sup>6-8)</sup> The fresh and the after stressed I-Vcurves are shown in Fig. 4. It is seen that the SILC of the NF<sub>3</sub>-annealing sample was smaller than that of the control sample. Once again, the stronger Si-F and Si-N bonds at



Fig. 4. The fresh and stressed *I-V* curves of the stress-induced-leakagecurrent (SILC) for samples without NF<sub>3</sub>-annealing and the 20-min. NF<sub>3</sub>-annealing. The injected charge density is 0.05 C/cm<sup>2</sup>.

the polysilicon/polyoxide interface resulting from the NF<sub>3</sub> annealing made polyoxides less vulnerable than the control sample under the electrical stressing. In this study, all samples were measured with the positive-gate bias and the results of the negative-gate bias were similar to those obtained from the positive-gate bias.

#### 4. Conclusions

 $NF_3$ -annealing method had been demonstrated to improve the polyoxide integrity. The breakdown field up to 15 MV/cm and charge-to-breakdown more than 1 C/cm<sup>2</sup> can be obtained using  $NF_3$ -annealing. Incorporating with stronger Si–N and Si–F bonds at the polysilicon/polyoxide interface, significant improvements are found in terms of roughness, breakdown strength, charge-to-breakdown, and stress-induced-leakagecurrent.

#### Acknowledgement

The authors would like to express thanks for the financial support of the Feng Chia University through the contract of FCU-RD-88-01. The partial financial support of the National Science Council of the R.O.C. (NSC-89-2215-E-035-010) is also acknowledged.

- K. P. MacWilliams, L. F. Halle and T. C. Zietlow: IEEE Electron Device Lett. 11 (1990) 3.
- H. N. Chern, C. L. Lee and T. F. Lei: IEEE Electron Device Lett. 15 (1994) 181.
- P. Chowdhury, A. I. Chou, K. Kumar, C. Lin and J. C. Lee: Appl. Phys. Lett. 70 (1997) 37.
- C. S. Lai, T. F. Lei and C. L. Lee: IEEE Trans. Electron Devices 43 (1996) 326.
- J. H. Klootwijk, H. H. Weusthof, H. V. Kranenburg, P. H. Woerlee and H. Wallinga: IEEE Electron Device Lett. 17 (1996) 358.
- 6) P. Olive, T. N. Nguyen and B. Ricco: IEEE Trans. Electron Device **35** (1988) 2259.
- S. H. Lee, B. J. Cho, J. C. Kim and S. H. Choi: IEDM Tech. Dig. (1994) 605.
- D. J. Dumin and J. R. Maddux: IEEE Trans. Electron Devices 40 (1993) 986.