# Gate Oxide Integrity of Thermal Oxide Grown on High Temperature Formed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$

Y. H. Wu and Albert Chin*, Senior Member, IEEE*

*Abstract—***We have investigated the gate oxide integrity of thermal oxides direct grown on high temperature formed Si**<sup>0</sup> <sup>3</sup>**Ge**<sup>0</sup> <sup>7</sup>**. Good oxide integrity is evidenced by the low inter**face-trap density of 5.9  $\times$  10<sup>10</sup> eV<sup>-1</sup>cm<sup>-2</sup>, low oxide charge density of  $-5.6 \times 10^{10}$  cm<sup>-2</sup>, and the small stress-induced **leakage current after** −**3.3 V stress for 10 000 s. The good gate oxide integrity is due to the high temperature formed and** strain-relaxed  $Si<sub>0,3</sub>Ge<sub>0,7</sub>$  that has a original smooth surface and **stable after subsequent high temperature process.**

*Index Terms—***Gate oxide integrity, SiGe oxide, stress-induced leakage current.**

## I. INTRODUCTION

GRATE oxide integrity [1]–[6] is one of the most important<br>factors for process integration. Although SiGe channel p-MOSFET's [5]–[11] have improved current-drive capability, operation speed, and package density of CMOS circuits, the gate oxide integrity is still unexamined. To prevent strain relaxation and defect generation, low temperature  $(T < 800)$  processing is necessary for SiGe p-MOSFET. Unfortunately, both gate oxide integrity and junction leakage are much degraded at the limited low temperature [12], and also obstacles further process integration with modern high-K gate dielectric [13], [14]. Recently, we developed a new SiGe formation process using deposited amorphous Ge followed by rapid thermal annealing (RTA) [15]. Because SiGe is formed by solid phase epitaxy at high temperatures similar to silicide formation [16], better thermal stability can be expected. High hole mobility of  $250 \text{ cm}^2/\text{Vs}$  and low source-drain  $p<sup>+</sup>n$  junction leakage are obtained using high temperature (950 °C) RTA of  $B^+$  implanted damages [17]. In this letter, we have further investigated the gate oxide integrity of thermal oxide directly grown on high temperature formed SiGe. Good oxide integrity is evidenced by low interface-trap density, smooth surface, and small stress-induced leakage current (SILC), which is attributed to the high SiGe forming temperature and no rough surface or pinholes [9]–[11] are formed during subsequent device processing.

## II. EXPERIMENTAL

Standard 4-in p-type (100) Si wafers were used in this work. In addition to SiGe oxides, Si control oxides were also fabri-

The authors are with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: achin@cc.nctu.edu.tw).

Publisher Item Identifier S 0741-3106(00)02112-1.

 $10^{-1}$ 100  $10<sup>3</sup>$ 80 Current Density (A/cm<sup>2</sup>) Ī  $10^3$ 60 40  $10<sup>°</sup>$ Currula 20  $10<sup>4</sup>$ SiGe RTA 900°<br>SiGe RTA 850°  $10<sup>4</sup>$  $12$  $\overline{13}$ 10 11 Brea own Field (MV/cm)  $10^{\degree}$ **RTA 900°** 'n  $10<sup>4</sup>$ **RTA 850** Έ 10  $-2$  $-3$  $\overline{\mathbf{4}}$ -5 -6 0 -1 Voltage (V)

Fig. 1. *I–V* characteristics of 50 Å thermal oxides grown on 850 and 900 <sup>o</sup>C RTA formed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ . The insert figure is the cumulative probability for breakdown electric field.

cated as references. After device isolation,  $\sim$ 120 Å amorphous Ge layer is deposited on active region. An HF-vapor passivation is used to suppress the native oxide formation before Ge deposition [3], [14]–[17]. A 200 Å  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  with good crystalline quality was then formed by RTA at 900 $\degree$ C as measured by cross-sectional TEM and X-ray diffraction. More detailed material characterization can be found in our previous study [16], [17]. Gate oxides of 50 Å were then grown by dry  $O_2$  at 900 °C for both  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  and Si control sample. Gate capacitors were formed after a 3000 Å poly-Si deposition, phosphorus doping and subsequent patterning.

#### III. RESULTS AND DISCUSSION

Fig. 1 shows current–voltage (*I–V*) characteristics of thermal oxides grown on 850 and 900 °C RTA formed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ , respectively. Inset figure is the cumulative probability for breakdown electric field. Note that oxide grown on 850  $^{\circ}$ C RTA SiGe has lower breakdown electric field as compared to that grown on 900 C SiGe. The degraded oxide property as decreasing SiGe formation temperature may be due to either strain relaxation or higher defect density by lower formation temperature. However, either mechanism may be a fundamental limitation of gate oxide integrity using low temperature MBE or CVD grown SiGe. A breakdown electric field of 11 MV/cm is obtained from thermal oxide grown on 900 $\degree$ C formed SiGe that is still lower than conventional  $SiO<sub>2</sub>$ . Possible reason may be due to the presence of weaker  $GeO<sub>2</sub>$  inside the  $SiO<sub>2</sub>$  matrix as measured by SIMS similar to literature report [18]. However, the Ge peak decreases an order of magnitude within 10 Å from interface and most part of this oxide is primarily  $SiO<sub>2</sub>$  form.



Manuscript received August 2, 1999; revised November 29, 1999. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract 89-2215-E-009-044 . The review of this paper was arranged by Editor D. J. Dumin.



Fig. 2. Interface-trap density of 50 Å thermal oxide as a function of energy obtained from the insert quasistatic and high frequency *C–V* curves.

Oxide charge and interface trap density are other important factors for gate oxide integrity, which are directly related to low frequency device noise [19]. Fig. 2 shows the interface-trap density obtained from the insert capacitance–voltage (*C–V*) curves. A substrate doping concentration of  $\sim 5 \times 10^{15}$  cm<sup>-3</sup> is extracted from*C–V*that is consistent with the measured sheet resistivity on this wafer. A low interface-trap density of  $5.9 \times 10^{10}$  eV<sup>-1</sup>cm<sup>-2</sup> and a oxide charge density of  $-5.6 \times 10^{10}$  cm<sup>-2</sup> are obtained that are the lowest reported values on direct thermally oxidized SiGe. The low concentration of oxide traps further explains the measured high interface hole mobility and current drive capability reported previously [17]. The negative oxide charge is believed to be due to the electron traps formed in SiGe oxide.

To further understand the low oxide traps, we have also measured the surface roughness using atomic force microscopy (AFM). Fig. 3(a) and (b) show the AFM images of  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ surface before and after oxidation, respectively. RMS roughness values of 1.55 and 1.60 Å are measured on respective  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  surface and oxide that indicates the oxidation process did not roughen the initial SiGe surface. It is also important to notice that the surface smoothness of  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ is comparable to standard Si surface. The smooth  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ surface may be due to the similar solid phase epitaxy as  $CoSi<sub>2</sub>$ formation [16]. In contrast to previous reports, no rough surface or pinholes are observed even for a high Ge composition up to 70% [9]–[11]. This may be due to the high temperature formed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  that is already strained relaxed as confirmed by the very sharp XRD linewidth after oxidation with near identical peak position and linewidth to as formed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ .

Reliability is another important issue for practical process integration of SiGe gate oxide. We have also investigated the reliability using a constant voltage stress. Fig. 4 shows the SILC effect from the insert figure after a  $-3.3$  V stress for 10 000 s. The small SILC indicates excellent gate oxide reliability that is attributed to the smooth oxide surface and related uniform electric field distribution over oxide area [3]. The good reliability also suggests that the high temperature strain relaxed and stable  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  is the essential factor to achieve good oxide integrity.

# IV. CONCLUSION

Good oxide integrity is obtained from direct thermally oxidized  $\text{Si}_{0,3}\text{Ge}_{0,7}$ . This is evidenced by low oxide-trap density,



Fig. 3. AFM images of 50 Å thermal oxide grown on  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  surface (a) before and (b) after oxidation.



Fig. 4. SILC effect after −3.3 V stress for 10 000 s on 50 Å thermal oxide grown on  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$ . The insert figure is the current density during the stress.

smooth surface, and small SILC. The good gate oxide integrity is due to the high temperature formed and strain-relaxed  $Si<sub>0.3</sub>Ge<sub>0.7</sub>$  that has a very smooth surface and stable after subsequent high temperature process

#### ACKNOWLEDGMENT

The authors would like to thank K. C. Hsieh at the Department of Electrical Engineering, University of Illinois.

#### **REFERENCES**

- [1] J. Ahn *et al.*, "High quality thin gate oxide prepared by annealing lowpressure chemical vapor deposited SiO<sub>2</sub> in N<sub>2</sub>O," *Appl. Phys. Lett.*, vol. 59, pp. 283–285, 1991.
- [2] C. T. Liu *et al.*, "Light nitrogen implant for preparing thin-gate oxides," *IEEE Electron Device Lett.*, vol. 18, pp. 105–107, 1997.
- [3] A. Chin *et al.*, "The effect of native oxide on thin gate oxide integrity," *IEEE Electron Device Lett.*, vol. 19, pp. 426–428, 1998.
- [4] S. Mahapatra *et al.*, "100nm channel length MNSFET using a jet vapor deposited ultra-thin silicon nitride gate dielectric," in *Proc. Symp. VLSI Technology*, 1999, pp. 79–80.
- [5] D. K. Nayak et al., "Wet oxidation of GeSi strained layers by rapid thermal processing," *Appl. Phys. Lett.*, vol. 57, pp. 369–371, 1990.
- [6] P. W. Li et al., "SiGe pMOSFET's with gate oxide fabricated by microwave electron cyclotron resonance plasma processing," *IEEE Electron Device Lett.*, vol. 15, pp. 402–405, 1994.
- [7] M. A. Armstrong, D. A. Antoniadis, A. Sadek, K. Ismail, and F. Stern, "Design of Si/SiGe heterojunction complementary metal-oxide-semiconductor transistors," in *IEDM Tech. Dig.*, 1995, pp. 761–764.
- [8] G. Ternent *et al.*, "SiGe p-channel MOSFET's with tungsten gate," *Electron Lett.*, vol. 35, pp. 430–431, 1999.
- [9] S. Verdonckt-Vandebroek *et al.*, "SiGe-channel heterojunction p-MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, pp. 90–101, 1994.
- [10] R. S. Prassad *et al.*, "Mobility degradation in gated Si: SiGe quantum wells with thermally grown oxide," *Electron. Lett.*, vol. 31, pp. 1876–1878, 1995.
- [11] K. Goto *et al.*, "Fabrication of a  $Si_{1-x}Ge_x$  channel metal-oxide-semiconductor field-effect transistor (MOSFET) containing high Ge fraction layer by low-pressure chemical vapor deposition," *Jpn. J. Appl. Phys.*, vol. 32, pp. 438–441, 1993.
- [12] Y. Taur and T. K. Ning, *Fundamental Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 1998, p. 286.
- [13] S. C. Song et al., "Ultra thin high quality stack nitride/oxide gate dielectrics prepared by *in-situ* rapid thermal N<sub>2</sub>O oxidation of NH<sub>3</sub>-nitrided Si," in *Proc. Symp. VLSI Technology*, 1999, pp. 137–138.
- [14] A. Chin *et al.*, "Device and reliability of high-K  $Al_2O_3$  gate dielectric with good mobility and low  $D_{it}$ ," in *Proc. Symp. VLSI Technology*, 1999, pp. 135–136.
- [15] Y. H. Wu, W. J. Chen, A. Chin, and C. Tsai, "The effect of native oxide on epitaxial SiGe from deposited amorphous Ge on Si," *Appl. Phys. Lett.*, vol. 74, pp. 528–530, 1999.
- [16] Y. H. Wu et al., "Improved electrical characteristics of  $CoSi<sub>2</sub>$  using HF-vapor pretreatment," *IEEE Electron Device Lett.*, vol. 20, pp. 200–202, 1999.
- [17] Y. H. Wu, W. J. Chen, A. Chin, and C. Tsai, "Electrical and structure characterization of single crystalline SiGe formed by Ge deposition and RTP," in *Proc. 41st Electronic Materials Conf.*, Santa Barbara, CA, 1999.
- [18] H. K. Liou, P. Mei, U. Gennser, and E. S. Yang, "Effect of Ge concentration on SiGe oxidation behavior," *Appl. Phys. Lett.*, vol. 10, pp. 1200–1202, 1991.
- [19] H. Kimijima et al., "Improvement of 1/f noise by using VHP (vertical high pressure) oxynitride gate insulator for deep-sub micron RF and analog CMOS," in *Proc. Symp. VLSI Technology*, 1999, pp. 119–120.