

Search of optimum bias voltage for oxide patterning on Si using scanning tunneling microscopy in air

Kuen-Syh Tseng, T. E. Hsieh, Shih-Che Lo, and Hsi-Fu Lin

Citation: *Journal of Vacuum Science & Technology B* **18**, 639 (2000); doi: 10.1116/1.591253

View online: <http://dx.doi.org/10.1116/1.591253>

View Table of Contents: <http://scitation.aip.org/content/avs/journal/jvstb/18/2?ver=pdfcov>

Published by the AVS: Science & Technology of Materials, Interfaces, and Processing

Articles you may be interested in

Mechanism of laser-induced nanomodification on hydrogen-passivated Si(100) surfaces underneath the tip of a scanning tunneling microscope

J. Vac. Sci. Technol. B **18**, 1853 (2000); 10.1116/1.1303815

Isolating, imaging, and electrically characterizing individual organic molecules on the Si(100) surface with the scanning tunneling microscope

J. Vac. Sci. Technol. A **18**, 1349 (2000); 10.1116/1.582352

Nanostructure fabrication using pulsed lasers in combination with a scanning tunneling microscope: Mechanism investigation

Appl. Phys. Lett. **76**, 1200 (2000); 10.1063/1.125982

Fabrication of Co/Si nanowires by ultrahigh-vacuum scanning tunneling microscopy on hydrogen-passivated Si(100) surfaces

J. Appl. Phys. **85**, 1907 (1999); 10.1063/1.369171


Selective-area GaAs growth using nitrogen passivation and scanning-tunneling-microscopy modification on a nanometer scale

Appl. Phys. Lett. **70**, 1161 (1997); 10.1063/1.118513



Re-register for Table of Content Alerts

Create a profile.



Sign up today!



Search of optimum bias voltage for oxide patterning on Si using scanning tunneling microscopy in air*

Kuen-Syh Tseng and T. E. Hsieh

Department of Materials Science and Engineering, National Chiao-Tung University, Hsinchu, Taiwan 300-10, Republic of China

Shih-Che Lo and Hsi-Fu Lin

Mechanical Industry Research Laboratories, Industrial Technology Research Institute, Chutung, Hsinchu, Taiwan 300-11, Republic of China

(Received 23 August 1999; accepted 14 January 2000)

Nanometer-scale oxide patterns were fabricated on H-passivated Si using a scanning tunneling microscopy (STM) in air. We found that the optimum bias voltage to generate clean and uniform oxide patterns depends on the composition of the tip material rather than on the tip head sharpness. For tungsten tips, oxide patterns with the desired geometrical features can be obtained at bias voltages ranging from -0.8 to -1.2 V, while for platinum-iridium tips, the bias voltages lie between -1.5 and -2.5 V at a fixed tunneling current of 2.0 nA. These biases correspond to the working voltage generating the oxide pattern with the lowest apparent depth. Beyond these voltage ranges, tip scratching on the sample surface or field-induced mass transfer from the tip might occur, as evidenced by tip wearing and the contamination of debris of tip material in the vicinity of the patterns. On the other hand, the tip head sharpness affects the width and the height of line patterns. When extremely fine oxide lines were desired, a sharp tip has to be used for STM patterning.

© 2000 American Vacuum Society. [S0734-211X(00)08202-0]

I. INTRODUCTION

Nanometer-scale lithography has attracted a lot of interest as the sizes of integrated circuits (ICs) shrink. Among the various nanoscale fabrication techniques reported so far, lithography using scanning probe microscope (SPM) is one of the promising tools due to its advantages of being able to proximity focus and its low equipment cost. Many related studies have been reported since Dagata *et al.*¹ presented the modification of H-passivated Si(111) in air using scanning tunneling microscopy (STM). Similar work on Si and oxide strips 10 – 50 nm wide was performed.^{2–8} In addition to STM, atomic force microscopy (AFM), associated with bias voltages, was also used to generate oxide patterns on Si (Refs. 9–15) as well as on metallic substrates such as Ti (Refs. 16–18) and Al.¹⁹ Established processing techniques were used to fabricate nanoscale electronic devices, e.g., single electron transistors (SETs),¹⁶ ultrafast photoconductive switches,¹⁷ lateral tunneling function,¹⁸ metal-oxide-semiconductor field effect transistors (MOSFETs),²⁰ side-gated FETs,²¹ etc.

In this article we report the formation of oxide patterns on H-passivated Si using a STM under various bias voltage conditions. The effects of the composition of the tip material and the sharpness of the features of oxide patterns were also explored. We demonstrate that the composition of the tip material plays an important role in determining the optimum bias voltages to generate clean and uniform oxide patterns on Si. As to the tip head sharpness, it affects the linewidth and the height of oxide patterns. A sharp tip is required to generate oxide lines with finite linewidth and height.

*No proof corrections received from author prior to publication.

II. EXPERIMENT

Si(100) single crystalline wafers, 0.008 – 0.02 Ω cm, n type, were used as the substrates for our experiments. They were first cleaned by standard RCA procedures and dipped into a 10% HF solution for 60 s to attain hydrogen passivation. The Si substrate was then glued onto a disk-like sample holder by silver paste and transferred to a Digital Instruments' D3100 SPM that provides functions of both STM and AFM. Oxide patterning was carried out in air at a temperature of ~ 25 °C with a relative humidity (RH) of $\sim 60\%$. Square oxide patterns were formed at negative bias voltages relative to the sample with fixed tunneling current $I_t = 2.0$ nA in STM mode. Both W and PtIr tips were employed for patterning. The morphology of the oxide patterns was characterized by the SPM in AFM mode and by a field emission scanning electron microscope (FE-SEM) (Hitachi S-4000) equipped with an energy dispersive spectrometer (EDS).

III. RESULTS AND DISCUSSION

A. Effect of bias voltages

Figures 1(a) and 1(b) show the AFM and SEM images of 1 $\mu\text{m} \times 1$ μm oxide patterns formed at bias voltages ranging from -0.4 to -2.0 V, respectively, using a W tip. The emergence of small perturbations at the edges of the patterns formed at low and high bias is observed. In order to identify these perturbations, we generated a 3 $\mu\text{m} \times 3$ μm oxide pattern on Si at -2.5 V using a W tip. Figure 2(a) is the SEM image of such a pattern and corresponding W-element mapping using EDS is shown in Fig. 2(b). The exaggerated W signal shown in Fig. 2(b) reveals the existence of W agglom-




FIG. 1. (a) AFM and (b) SEM images of $1\ \mu\text{m} \times 1\ \mu\text{m}$ oxide patterns formed at bias voltages ranging from -0.4 to -2.0 V using a W tip.

erates on the two vertical sides of the pattern. Since horizontal back-and-forth motion of the tip generates the oxide pattern, it implies that W tends to accumulate at the positions where the tip reverses its scanning direction. We also examined the tip by SEM before and after the STM patterning and the tip configurations are shown in Figs. 3(a) and 3(b). The obtuseness of the tip implies that it has become duller during patterning and validates the W perturbations depicted in Fig. 2. Since W contamination frequently occurs in high bias voltage patterning, the field-induced mass transfer from the tip to Si is a possible cause of tip wearing. The W deposition at the edges of the oxide patterns was also attributed to the reverse motion of tip scanning. It might cause a sudden change in the highly concentrated electric field at the tip head and disrupt the constant tunneling current condition. The resulting tip height instability, hence, caused the tip to crash and left W debris on sample surface.

Although not as extensive as in the cases of high bias voltage patterning, debris of tip material was also observed in the patterns generated by low bias voltages. An example of this is given in Fig. 4 which depicts EDS maps of Pt and Ir elements of an oxide pattern generated at -0.1 V using the PtIr tip. When the bias voltage was low, the tip had to be




FIG. 2. (a) SEM image and (b) W-element mapping of a $3\ \mu\text{m} \times 3\ \mu\text{m}$ oxide pattern on Si at -2.5 V using a W tip.

brought close to the Si surface to achieve constant tunneling current. This raised the possibility of tip scratching of the sample surface and pattern contamination occurring.

We also recorded the apparent depth¹ of the square oxide patterns shown in Fig. 1 during STM imaging. The apparent depths of the patterns generated using W and PtIr tips as a function of bias voltage are shown schematically in Figs. 5(a) and 5(b), respectively. In Fig. 5, the U-shape curves indicate the lowest apparent depth at a particular bias voltage. At fixed tunneling current of 2 nA, the pattern generated by the W tip with voltage of -1.0 V has the lowest apparent depth, while for the pattern generated with the PtIr tip the lowest apparent depth occurs at -2.0 V.

The experimental results presented above reveal that at the bias condition generating the pattern with the lowest apparent depth, the contamination resulted from tip mass transfer and scratching on the sample surface could be minimized. One may adopt such a bias voltage to form a clean and uniform oxide pattern on Si. This finding also enables us to identify the optimum bias voltage for STM patterning.

We carried out -1.0 V bias voltage patterning with another W tip and this bias condition generated oxide patterns




FIG. 3. Configuration of a W tip (a) before and (b) after patterning at bias voltage of -2.5 V.

with the desired morphology. After patterning the tip was immediately transferred to a SEM to examine its change in morphology and no tip wear and tear was observed. By repeating the STM patterning shown in Fig. 1 several times, we concluded that the optimum bias voltages for W tips to generate oxide patterns with satisfactory features ranged from -0.8 to -1.2 V at a fixed tunneling current of 2.0 nA. In addition to W tips, PtIr tips were also used for STM patterning. It was found that the optimum bias voltages for PtIr tips to generate clean and uniform oxide patterns ranged from -1.5 to -2.5 V at a fixed tunneling current of 2.0 nA.

W and PtIr tips with various degrees of sharpness were employed to perform STM patterning. By inspecting the morphology of the oxide patterns and all the W and PtIr tips before and after patterning, we found that the sharpness of the tip head has only a minor effect on the optimum bias voltage range.

B. Effect of tip sharpness

Our experiment revealed that the tip sharpness affected the width and height of the pattern when oxide lines formed.




FIG. 4. EDS maps of (a) Pt and (b) Ir elements of an oxide pattern generated at -0.1 V using a PtIr tip.

As shown in Figs. 6(a) and 6(b), the oxide lines are narrower in width when sharp tips are used. The average height of the pattern is also higher for those formed by a sharp tip. Therefore, the effect of the tip head geometry should not be ignored when extremely fine oxide line patterns of satisfactory quality are desired.

After writing, the SPM was immediately switched to AFM mode to examine the patterns. The heights of the oxide patterns formed by these W and PtIr tips were also measured. From the results shown in Fig. 7, it is clear that the W tips have better patterning efficiency. Our SEM characterization found that the W tips were in general sharper than the PtIr tips. Since the electric field strength was intensified by a decrease in the tip head radius, the W tips hence exhibited a better ability for oxide patterning. The result above is further supported by the theory of STM operation. The one-dimensional model of quantum tunneling predicts that the tunneling current I between two electrodes is related to the local work function ϕ by the expression²²

$$I \propto \exp\left(-\sqrt{\frac{2m\phi}{\hbar^2}}d\right).$$




FIG. 5. Apparent depths of the patterns generated by (a) W and (b) PtIr tips as a function of bias voltage.




FIG. 7. Height of an oxide pattern generated by W and PtIr tips as a function of applied bias voltage.

Although the actual work function of the PtIr alloy is not known, our available data show that the work functions for W, Pt and Ir are 4.5, 5.29 and 4.57 eV,²³ respectively. With a work function value lower than that of Pt and Ir, the W tip may emit a higher tunneling current and hence provide better patterning efficiency.




FIG. 6. Oxide lines and average height of a pattern generated by (a) a sharp tip and (b) a blunt tip. The pattern height was measured by AFM immediately after writing.

IV. CONCLUSIONS

In this article we reported the fabrication of oxide patterns on H-passivated Si by STM in air using W and PtIr tips. We found that the material that makes up the tip is an important factor that affects the optimum bias voltages for STM patterning. At a fixed tunneling current of 2.0 nA, the bias voltages lie between -0.8 and -1.2 V for W tips, whereas the bias voltages lie between -1.5 and -2.5 V for PtIr tips. When working under optimum bias conditions, oxide patterns with clean and uniform features can be obtained without wearing out the tip. Furthermore, the optimum bias voltage corresponds to the voltage generating the oxide pattern that has the lowest apparent depth. On the other hand, the sharpness of the tip affects the width and height of the oxide lines. Both the composition of the material and the geometry of the tip head are important parameters that affect nanofabrication in the SPM process.

ACKNOWLEDGMENTS

The authors appreciate support of this research by the Mechanical Industry Research Laboratories, Industrial Technology Research Institute, Taiwan. The authors also acknowledge partial financial support for this research by the National Science Foundation, Taiwan, under Grant No. NSC88-2216E-009-013.

¹J. A. Dagata, J. Schneir, H. H. Harary, C. J. Evans, M. T. Postek, and J. Bennett, *Appl. Phys. Lett.* **56**, 2001 (1990).

²N. Barniol, F. Pérez-Murano, and X. Aymerich, *Appl. Phys. Lett.* **61**, 462 (1992).

³E. S. Snow, P. M. Campbell, and P. J. McMarr, *Appl. Phys. Lett.* **63**, 749 (1993).

⁴P. Fay, R.T. Brockenbrough, G. Abeln, P. Scott, S. Agarwala, I. Adesida, and J. W. Lyding, *Appl. Phys. Lett.* **75**, 7545 (1994).

⁵H. Sugimura, T. Yamamoto, N. Nakagiri, M. Miyashita, and T. Onuki, *Appl. Phys. Lett.* **65**, 1569 (1994).

⁶T.-C. Shen, C. Wang, J. W. Lyding, and J. R. Tucker, *Appl. Phys. Lett.* **66**, 976 (1995).

⁷S. L. Konsek, R. J. N. Coope, T. P. Pearsall, and T. Tiedje, *Appl. Phys. Lett.* **70**, 1846 (1997).

⁸G. G. Vladimirov and A. V. Drozdov, *J. Vac. Sci. Technol. B* **15**, 482 (1997).

⁹E. S. Snow and P. M. Campbell, *Appl. Phys. Lett.* **64**, 1932 (1994).

¹⁰T. Hattori, Y. Ejiri, K. Saito, and M. Yasutake, *J. Vac. Sci. Technol. A* **12**, 2586 (1994).

¹¹D. Wang, L. Tsau, and K. L. Wang, *Appl. Phys. Lett.* **65**, 1415 (1994).

¹²K. Araki, K. Morimoto, K. Morita, M. Niwa, and Y. Hirai, *Jpn. J. Appl. Phys., Part 1* **35**, 6679 (1996).

¹³P. M. Campbell, E. S. Snow, and P. J. McMarr, *Physica B* **227**, 315 (1996).

¹⁴H. T. Lee, J. S. Oh, S.-J. Park, K.-H. Park, J. S. Ha, H. J. Yoo, and J.-Y. Koo, *J. Vac. Sci. Technol. A* **15**, 1451 (1997).

¹⁵P. Avouris, T. Hertel, and R. Martel, *Appl. Phys. Lett.* **71**, 285 (1997).

¹⁶K. Matsumoto, M. Ishii, K. Segawa, Y. Oka, B. J. Vartanian, and J. S. Harris, *Appl. Phys. Lett.* **68**, 34 (1996).

¹⁷T. Itatani, K. Segawa, K. Matsumoto, M. Ishii, T. Nakagawa, K. Ohta, and Y. Sugiyama, *Jpn. J. Appl. Phys., Part 1* **35**, 1387 (1996).

¹⁸E. S. Snow and P. M. Campbell, *Physica B* **227**, 279 (1996).

¹⁹E. S. Snow, D. Park, and P. M. Campbell, *Appl. Phys. Lett.* **69**, 269 (1996).

²⁰S. C. Minne, H. T. Soh, Ph. Flueckiger, and C. F. Quate, *Appl. Phys. Lett.* **66**, 703 (1995).

²¹P. M. Campbell, E. S. Snow, and P. J. McMarr, *Appl. Phys. Lett.* **66**, 1388 (1995); *Physica B* **227**, 315 (1996).

²²G. Leggett, in *Surface Analysis—The Principal Techniques*, edited by J. C. Vickerman (Wiley, New York, 1997), pp. 396.

²³*Periodic Tables*, provided by Gredmann Taiwan Ltd.