

Suppression of Boron Penetration for p^+ Stacked Poly-Si Gates by Using Inductively Coupled N_2 Plasma Treatment

Huang-Chung Cheng, *Member, IEEE*, Wen-Koi Lai, *Student Member, IEEE*,
Chuan-Chou Hwang, Miin-Horng Juang, Shu-Ching Chu, and Tzeng-Feng Liu

Abstract— Nitridation of the stacked poly-Si gates by the inductively coupled N_2 plasma (ICNP) treatments has been shown to suppress the boron penetration and improve the gate oxide integrity. The ICNP treatments on the stacked poly-Si layers would create the nitrogen-rich layers not only between the stacked poly-Si layers but also in the gate oxide after post implant anneal, thus resulting in effective retardation of boron diffusion. In addition, the position of ICNP treatment closer to gate oxides leads to higher nitrogen peaks in the gate oxide region, resulting in further suppression of boron penetration and improvement of gate oxide reliability.

I. INTRODUCTION

SURFACE-CHANNEL p -MOSFET's with p^+ poly-Si gates have been investigated [1] in place of the buried-channel devices with n^+ poly-Si gates due to superior short-channel behavior, better turnoff characteristics, lower threshold voltage operation, much less sensitivity to process tolerances [2], and improved hot-carrier reliability [3]. However, it has been reported that boron impurities from the B^+ -doped poly-Si gate could readily diffuse through the gate oxide during high-temperature anneals [4], [5]. This boron penetration can result in flat-band voltage (V_{fb}) shift, increase of the subthreshold swing and leakage current, and deterioration of the gate oxide quality. Therefore, different structures have been investigated, such as the as-deposited a-Si gates [6] in place of the poly-Si gate, the stacked a-Si (or poly-Si) gate structure [7]–[9], nitrogen implantation into the gate electrodes [10]–[12], and various nitridized gate oxides [13]–[15], to retard the boron diffusion into underlying Si substrates. However, for the process of NH_3 -nitridized stacked poly-Si gates [9], nitrogen is incorporated into poly-Si gates by extra high-temperature NH_3 -annealed process, which is not suitable as the process temperature is decreased for the future deep-submicron technology.

Manuscript received March 15, 1999; revised June 2, 1999. This work was supported in part by the National Science Council, R.O.C., under Contract NSC-88-2215-E-009-057.

H.-C. Cheng, W.-K. Lai, and C.-C. Hwang are with the Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

M.-H. Juang is with the Institute of Material Science and Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

S.-C. Chu and T.-F. Liu are with the Department of Electronics Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R.O.C.

Publisher Item Identifier S 0741-3106(99)08148-3.

In this paper, nitridation at the interfaces of stacked poly-Si gates by the inductively coupled N_2 plasma (ICNP) treatment is proposed to suppress the boron penetration and improve the integrity of gate oxides, by creating the nitrogen-rich layers not only between the stacked layers but also in the gate oxide. Furthermore, no extra thermal cycles are applied to the samples during the ICNP process. Hence, the ICNP treatment at the interface of stacked poly-Si gates is attractive to provide nitrogen incorporation without extra thermal cycles in the advanced CMOS technology.

II. EXPERIMENTS

We used (100) oriented, $3 \sim 5 \Omega\text{-cm}$, n -type Si wafers. Field oxides of 450 nm thickness were thermally grown for patterning the active regions of MOS capacitors. Thin gate oxides of about 7.5 nm thickness were grown at 900 °C in a dry O_2 ambient. Immediately, an undoped poly-Si film with a total thickness about 200 nm was deposited for all the samples by low-pressure chemical-vapor-deposition (LPCVD) at 620 °C in three steps: 50 nm first deposition, followed by 50 and 100 nm deposition, accordingly. During the stacked poly-Si deposition process, some samples were nitridized by inductively coupled plasma (ICP) system, either between the first and the second layers (PNPP) or between the second and the third layers (PPNP) of poly-Si. The experimental procedure was shown in Fig. 1. The N_2 plasma exposure for all the treated samples was operated at RF power of 200 W and flow rate of 40 sccm for 10 min. For comparison, some samples with the same stacked poly-Si gate but without the nitridation (PPP) were also fabricated. To remove the native oxide at the interfaces of stacked layers, all the samples were soaked in diluted HF between the stacked poly-Si deposition. Then, all the specimens were BF_3^+ -implanted at 40 keV to a dose of $5 \times 10^{15} \text{ cm}^{-2}$. Post implant anneal was via furnace annealing (FA) at an annealing temperature of 900°C for 30 min. After that, Al was deposited and sintered at 400 °C in N_2 for 30 min to form capacitors. The resultant integrity of gate oxides was characterized by conductance–voltage (I – V) and capacitance–voltage (C – V) measurements, respectively.

III. RESULTS AND DISCUSSION

The SIMS boron and nitrogen profiles of the PPP, PPNP, and PNPP samples, respectively, annealed at 900°C for 30 min were illustrated in Fig. 2. The nitrogen peaks of PPNP




Fig. 1. Sample preparation procedure.




Fig. 2. The SIMS boron and nitrogen profiles for the PPP, PNPP, and PPNP samples annealed at 900 °C for 30 min, respectively.

samples were observed not only between the second and the third layers but also in the gate oxide, indicating that the ICNP treatments would incorporate nitrogen atoms into the plasma-treated stacked layers and the gate oxide after post implant anneal. These nitrogen-rich layers can effectively block the boron diffusion and thus reduce the amount of boron impurities in the Si substrate. Furthermore, nitrogen peaks were also found for the PNPP samples between the first and the second layers as well as in the gate oxide. The nitrogen peak of PNPP samples in the gate oxide region was higher than that of PPNP ones, leading to much more effective retardation of boron penetration through gate oxides. It is attributed to the fact that the position of ICNP treatments for the PNPP sample was much closer to the gate oxide region as compared to that for the PPNP one.

Fig. 3 shows the normalized quasistatic $C-V$ curves for all the samples annealed at 900 °C for 30 min. The C_{ox} value is defined to be maximum high-frequency capacitance at the accumulation region. The $C-V$ curve of PPP samples is much distorted and shifted to the right as compared to the PNPP and PPNP ones, indicating a large amount of boron penetration has occurred and thus deteriorated the gate oxide quality [4]. Moreover, although the oxide gettering effect has




Fig. 3. Normalized quasistatic $C-V$ curves for the PPP, PNPP, and PPNP samples annealed at 900 °C for 30 min, respectively.




Fig. 4. The Weibull plot of breakdown field for the PPP, PNPP, and PPNP samples annealed at 900 °C for 30 min, respectively.

been reported to retard the boron penetration [16], large flat-band voltage (V_{fb}) of 3.5 V and distorted $C-V$ curve was measured for the PPP sample. It indicates that such a thin residual oxygen layer between stacked poly-Si films after HF dip leads to extremely minor effect on suppressing boron penetration. On the other hand, the dramatically distorted $C-V$ curve of PPP sample is not observed in the PNPP and PPNP specimens, reflecting the suppressed boron penetration. The shift of a $C-V$ curve for the PNPP sample was less than that for the PPNP one, attributable to further suppression of boron diffusion. In addition, the resultant flat-band voltages of PPP, PPNP, and PNPP samples were measured to be 3.5, 1.85, and 1.5 V, respectively. The V_{fb} value of 3.5 V for the PPP sample was reduced to be 1.5 V for the PNPP sample, indicating the significant effect of ICNP treatments on the suppression of boron penetration. Moreover, the V_{fb} value of 1.5 V for the PNPP sample can be further improved to be smaller by increasing poly-Si gate thickness or reducing dopant implantation energy.

Fig. 4 shows the Weibull plot of TZDB results for all the samples annealed at 900 °C for 30 min. The PPNP samples




Fig. 5. The Weibull plot of charge to breakdown for the PPP, PNPP, and PPNP samples annealed at 900 °C for 30 min, respectively. The stress current density of 100 mA/cm² is used, with the stress area of 1.767×10^{-4} cm².

exhibit higher breakdown field (E_{bd}) distribution than the PPP specimens, indicating that these two nitrogen-rich layers of PPNP samples can effectively suppress the boron diffusion and improve the gate oxide quality. In addition, the E_{bd} characteristics of PNPP samples can be further improved as compared to that of the PPNP ones, due to much more nitrogen incorporation by ICNP treatments closer to the gate oxide region. Furthermore, Fig. 5 indicates the Weibull plot of charge to breakdown (Q_{bd}) for all the samples annealed at 900 °C for 30 min. The stress current density of 100 mA/cm² was used, with the stress area of 1.767×10^{-4} cm². Slight variation of Q_{bd} distribution was found between both the PPNP and PNPP specimens. However, the PNPP and PPNP samples possess much larger Q_{bd} values and sharper distribution than the PPP ones, indicating the remarkable improvement of gate oxide reliability by ICNP treatments between the stacked poly-Si layers.

IV. CONCLUSIONS

In conclusion, nitridation by ICNP treatments between the stacked poly-Si layers can create the nitrogen-rich layers, not only between the stacked poly-Si layers, but also in the gate oxide after post implant anneal, thus significantly suppressing the boron diffusion and further improving the integrity of gate oxides. In addition, the nitrogen peak of samples in the gate oxide region by ICNP treatments between the first and the second poly-Si layers was much higher than that by ICNP treatments between the second and the third layers, leading to much better integrity of gate oxides.

ACKNOWLEDGMENT

The authors would like to thank the National Nano Device Laboratory (NDL) of R.O.C. NSC and the Semiconductor Research Center (SRC), National Chiao Tung University, for the technical supports.

REFERENCES

- [1] G. J. Hu and R. H. Bruce, "Design tradeoffs between surface and buried-channel FET," *IEEE Trans. Electron Devices*, vol. ED-32, p. 584, 1985.
- [2] K. Tanaka and M. Fukuma, "Design methodology for deep submicron CMOS," in *IEDM Tech. Dig.*, 1987, p. 628.
- [3] F. Matsuoka, H. Iwai, H. Hayashida, K. Hama, Y. Toyoshima, and K. Maeguchi, "Analysis of hot-carrier-induced degradation mode on PMOSFET," *IEEE Trans. Electron Devices*, vol. 37, p. 1487, 1990.
- [4] J. R. Pfister, F. K. Baker, T. C. Mele, H.-H. Tseng, P. J. Tobin, J. D. Hayden, J. W. Miller, C. D. Gunderson, and L. C. Parrillo, "The effects of boron penetration on p⁺ polysilicon gates PMOS devices," *IEEE Trans. Electron Devices*, vol. 37, p. 1842, 1990.
- [5] J. J. Sung and C.-Y. Lu, "A comprehensive study on p⁺ polysilicon-gate MOSFET instability with fluorine incorporation," *IEEE Trans. Electron Devices*, vol. 37, p. 2312, 1990.
- [6] C. Y. Lin, K. C. Juan, C. Y. Chang, F. M. Pan, P. F. Chou, S. F. Hung, and L. J. Chen, "A comprehensive study of suppression of boron penetration by amorphous-Si gate in p⁺-gate PMOS devices," *IEEE Trans. Electron Devices*, vol. 42, p. 2080, 1995.
- [7] C. Y. Lin, C. Y. Chang, and Charles C. H. Hsu, "Suppression of boron penetration in BF₂-implanted p-type gate MOSFET by trapping of fluorines in amorphous gate," *IEEE Trans. Electron Devices*, vol. 42, p. 1503, 1995.
- [8] S. L. Wu, C. L. Lee, and T. F. Lei, "Suppression of boron penetration induced Si/SiO₂ interface degradation by using a stacked-amorphous-silicon film as the gate structure for pMOSFET," *IEEE Electron Device Lett.*, vol. 15, p. 160, 1994.
- [9] Y. H. Lin, C. S. Lai, C. L. Lee, T. F. Lei, and T. S. Chao, "Nitridation of the stacked poly-Si gate to suppress the boron penetration in pMOS," *IEEE Electron Device Lett.*, vol. 16, p. 248, 1995.
- [10] T. Kuroi, S. Kusunoki, M. Shirahata, Y. Okumura, M. Kobayashi, M. Inuishi, and N. Tsubouchi, "The effects of nitrogen implantation into p⁺ polysilicon gate on gate oxide properties," *Dig. Int. Symp. VLSI Technology*, 1994, p. 107.
- [11] B. Yu, D. H. Ju, N. Kepler, and C. Hu, "Impact of nitrogen (N14) implantation into polysilicon gate on high-performance dual gate CMOS transistors," *IEEE Electron Device Lett.*, vol. 18, p. 312, 1997.
- [12] B. Yu, D. H. Ju, W. C. Lee, N. Kepler, T. J. King, and C. Hu, "Gate engineering for deep-submicron CMOS transistors," *IEEE Trans. Electron Devices*, vol. 45, p. 1253, 1998.
- [13] Z. J. Ma, J. C. Chen, Z. H. Lin, J. K. Krick, Y. C. Cheng, C. Hu, and P. K. Ko, "Suppression of boron penetration in P⁺ polysilicon gate P-MOSFET using low-temperature gate-oxide N₂O anneal," *IEEE Electron Device Lett.*, vol. 15, p. 109, 1994.
- [14] L. K. Han, D. Wristers, J. Yang, M. Bhat, and D. L. Kwong, "Highly suppressed boron penetration in NO-nitrided SiO₂ for P⁺-polysilicon gated MOS device applications," *IEEE Electron Device Lett.*, vol. 16, p. 319, 1995.
- [15] G. Q. Lo and D. L. Kwong, "The use of ultrathin reoxidized nitrided gate oxide for suppression of boron penetration in BF₂⁺-implanted polysilicon gated P-MOSFET," *IEEE Electron Device Lett.*, vol. 12, p. 175, 1991.
- [16] Y. H. Lin, C. L. Lee, T. F. Lei, and T. S. Chao, "Suppression of boron penetration in pMOS by using oxide gettering effect in poly-Si gate," *Jpn. J. Appl. Phys.*, vol. 34, pt. 1, no. 2B, p. 752, 1995.