

Novel Contact Hole Fabrication Using Selective Liquid-Phase Deposition Instead of Reactive Ion Etching

Ching-Fa Yeh, Chien-Hung Liu, and Jwinn-Lein Su

Abstract— This work forms a contact hole utilizing the selectively liquid-phase deposited (S-LPD) silicon-oxide technique instead of the conventional reactive ion etching (RIE). The n^+/p junction diode with contact hole formed by S-LPD exhibits one order less reverse current, larger forward current, smaller ideality factor, and better thermal stability than that formed by RIE. The Schottky junction with S-LPD contact hole also possesses several excellent characteristics, including ideality factor, reverse current and barrier height, even without sintering treatment. These characteristics confirm the effectiveness of S-LPD technique in replacing conventional RIE to form contact holes, particularly for the ultra-shallow junction in future.

Index Terms— Liquid-phase deposition.

I. INTRODUCTION

REACTIVE ION ETCHING (RIE) is widely employed to form contact holes owing to its anisotropic etching ability. However, RIE easily causes surface damage [1], [2] and contamination [3], [4]. RIE also causes radiation damage, resulting in the generation of fixed charge and SiO_2/Si interface trap [5]–[7]. In addition, RIE selectivity issue has become increasingly critical in ultra-shallow junction, because overetch is less allowed. To avert these problems, an alternative method without etching is urgently required to replace conventional RIE method. According to our previous investigations, the liquid-phase deposition (LPD) method can selectively deposit silicon oxide against photoresist in half-micron process if the condition of hydro-fluorosilicic acid solution is adequately controlled [8], [9]. This technique has also been applied to form the interlayer dielectric (ILD) in multilevel interconnect [10] and asymmetry LDD spacer structures [11]. These studies reveal the possibility of applying S-LPD to the deep submicron process. In this work, we apply S-LPD to form contact holes in n^+/p and Schottky diodes. The superiority of applying S-LPD over conventional RIE is demonstrated by comparing the current–voltage (I – V) characteristics of prepared junction diodes.

II. EXPERIMENTAL

The S-LPD process and its mechanism have been described in our previous literature [8], [12]. Fig. 1 shows the S-




Fig. 1. Process window and SEM photograph for S-LPD.

LPD process window, which is the function of silicic acid Si(OH)_4 concentration and solution temperature. In this work, we mainly performed S-LPD in the solution of Si(OH)_4 concentration of 7.3×10^{-3} mol/L at 23 °C. The SEM photograph in Fig. 1 inset shows the oxide is selectively deposited against photoresist. This also indicates the feasibility of applying S-LPD to half-micron meter contact holes and the capability to form the holes of high aspect-ratio.

The P-type (100) wafers with 15–25 Ω -cm resistivity are adopted herein. Following formation of the channel stopper and field oxide, phosphorus with dose of 5×10^{15} cm^{-2} , and energy of 40 keV is implanted to make n^+/p junction. As the left side of Fig. 2 indicates, for S-LPD samples, the photoresist on the site of contact hole region is first patterned and, then, the LPD oxide is selectively grown on the region without photoresist. After S-LPD, the photoresist is removed by using $\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$ mixed solution, and the contact holes are automatically formed. For RIE samples, as shown in the right side of Fig. 2, LPD oxide is globally deposited all over the wafers and, then, the contact holes are formed by using RIE through lithography photoresist patterns. Herein, a partial RIE method is adopted to buffer the damage generation attributed to RIE. Such an application suggests that the 85% oxide is etched by RIE (CF_4 gas: 5 sccm; 50 mtorr; rf power: 100 W) and, then, the remaining 15% oxide is etched by wet-etching in BHF solution. After standard RCA cleaning [13] for contact holes, metallization is performed, and then sintering is performed for some samples at 400 °C, 30 min in N_2 . For Schottky junction diodes, the N-type (100) wafers with 1–5 Ω -cm resistivity are adopted. Their fabrication procedures

Manuscript received January 27, 1998; revised August 25, 1998.

The authors are with the Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C. (e-mail: cfyeh@cc.nctu.edu.tw).

Publisher Item Identifier S 0741-3106(99)00417-6.




Fig. 2. Process-flow diagram of n⁺/p junction diode with contact hole fabricated by S-LPD (left) or conventional RIE (right).

closely resemble those of n⁺/p junction diodes except for no ion-implantation process. For both n⁺/p and Schottky junction diodes with contact holes prepared by S-LPD or RIE method, the I - V characteristics are investigated and compared.

III. RESULTS AND DISCUSSION

Fig. 3 compares typical I - V characteristics before/after sintering between n⁺/p diodes with contact holes fabricated by S-LPD and RIE, respectively. Before sintering, for S-LPD sample the reverse current at 5 V reverse bias is one order smaller than that for RIE sample. The ideality factor η of S-LPD and RIE sample in the forward bias $-0.4 \sim -0.5$ V is 1.11 and 1.64, respectively. Above results imply that extremely few G-R centers exist in S-LPD sample, but many exist in RIE sample. Otherwise, the S-LPD samples also exhibit larger forward current at forward bias >1.0 V, especially after sintering. This finding indicates that a smaller series resistance arises in the neutral region and a smaller contact resistance R_c exists in contact region for S-LPD diodes. We have found that the R_c , measured with Kelvin resistor, of S-LPD sample is about one-half to one-tenth of RIE sample for different contact sizes [14]. According to a previous investigation, on the Si surface RIE easily induces bonding defects, subsequently inducing donor-like charge states [15]. These states serve as G-R centers and increase reverse current if they locate near the band-gap center. As Fig. 3 depicts, after sintering, the reverse current of RIE sample further increases, i.e., significantly more




Fig. 3. Comparison of I - V characteristics between n⁺/p diodes with S-LPD and RIE contact holes (junction area: $100 \mu\text{m} \times 100 \mu\text{m}$ contact area: $60 \mu\text{m} \times 60 \mu\text{m}$), before and after sintering for 30 min at 400°C in N_2 .




Fig. 4. Comparison of I - V characteristics between Schottky diodes with S-LPD and RIE contact holes (contact area: $500 \mu\text{m} \times 500 \mu\text{m}$), before and after sintering for 30 min at 400°C in N_2 .

than that of S-LPD sample. This attributes to that a lot of RIE related impurities and defects have diffused from Si surface into depletion region. Relatively the S-LPD samples exhibit a good thermal stability. Another investigation reported that the fluorine-contained ion bombardment and permeation, i.e., inevitable in RIE process, enlarge the reverse current and cause the soft breakdown [16]. Even if the partial RIE is adopted, some energetic ions or radicals can still penetrate the 15% remaining oxide into Si substrate. Particularly at contact periphery, the microtrenching effect [17] due to ion reflection from the photoresist sidewall can enhance more serious penetration. However, these problems never occur in the S-LPD diodes and, therefore, more ideal I - V characteristics are observed.

We further investigate the Si near-surface region by using Schottky diodes to show the superiority of utilizing S-LPD because this region can be simulated as the ultra-shallow junction. Fig. 4 compares typical I - V characteristics between Al/n-Si Schottky diodes with contact holes prepared by partial RIE and S-LPD, respectively. Before sintering, RIE sample nearly loses the rectifying characteristics of Schottky diode under reverse bias, but S-LPD sample exhibits satisfactory Schottky characteristics. However, after sintering, the S-LPD sample still exhibits about four order smaller than the RIE

sample in reverse current; meanwhile the ideality factor 1.03 of the former is also lower than 2.03 of the latter. This finding reveals that the sintering is necessary for the RIE sample to release a part of residues and defects from the Si surface, but unnecessary for the S-LPD sample. For RIE Schottky diode, the worse ideality can be attributed to the large surface recombination velocity [18]. According to the curve slope of $\ln\{I/[1 - \exp(-qV/kT)]\}$ versus forward-bias voltage, the potential barriers is 0.83 and 0.6 eV for S-LPD and RIE Schottky diode, respectively. As mentioned earlier, the donor-like bonding defects and the polymer residues make the depletion region thinner [19] and the potential barrier lowering. The barrier lowering effect seriously degrades both reverse and forward I - V characteristics. Above results imply that RIE will be increasingly critical and requires more severe after-RIE-treatment [20] in ultra-shallow junction. However, utilizing S-LPD can avert these problems, and is expected to be a highly promising candidate as novel contact hole technology.

IV. CONCLUSION

This work successfully employs a novel selective-LPD method to prepare contact holes for the n^+/p diodes and the Schottky diodes. Compared to the RIE samples, the S-LPD samples exhibits much smaller reverse current, larger forward current, better ideality factor and better thermal stability. In contrast, the conventional RIE technology cannot be utilized in damageless contact-hole formation. The S-LPD technique is highly promising to replace conventional RIE for contact hole formation. In general, S-LPD method doesn't damage and contaminate the device surface; thus, no additional treatment is required. Therefore, the novel S-LPD technology can be applied to ultra-shallow junction and deep submicron process in the near future.

REFERENCES

[1] O. O. Awadelkarim, P. I. Mikulan, T. Gu, R. A. Ditzio, and S. J. Fonash, "Hydrogen permeation, Si defect generation, and their interaction during CHF_3/O_2 contact etching," *IEEE Electron Device Lett.*, vol. 15, p. 85, 1994.

[2] O. O. Awadelkarim, T. Gu, R. A. Ditzio, P. I. Mikulan, S. J. Fonash, J. F. Rembetski, and Y. D. Chan, "Electrical characteristics of the Si substrate in magnetically enhanced or conventional reactive-ion-etch-

exposed SiO_2/p -Si structure," *IEEE Electron Device Lett.*, vol. 14, p. 167, 1993.

[3] R. G. Friese, F. J. Montillo, N. B. Zingerman, W. K. Chu, and S. R. Mader, "Silicon damage caused by hydrogen containing plasma," *J. Electrochem. Soc.*, vol. 130, p. 2237, 1983.

[4] M. Ephrath and R. S. Bennett, "RIE contamination of etched silicon surface," *J. Electrochem. Soc.*, vol. 129, p. 1822, 1982.

[5] R. L. Guldi and D. R. Wyke, "Repair of plasma etch related gate perimeter damage using low temperature oxidation," *J. Electrochem. Soc.*, vol. 143, p. 628, 1996.

[6] A. Tsukamoto, K. Mizushima, Y. Hidaka, H. Okada, and S. Terakawa, "Evaluation of radiation damage on electrical characteristics of SiO_2 due to reactive ion etching," *Jpn. J. Appl. Phys.*, vol. 32, p. 3058, 1993.

[7] B. Y. Tsui, S. H. Liu, G. L. Lin, J. H. Ho, C. H. Chang, and C. Y. Lu, "Recovery phenomenon and local field sensitivity on wafer charge-up effect of magnetically enhanced reactive ion etching," *IEEE Electron Device Lett.*, vol. 16, p. 64, 1995.

[8] C. F. Yeh and C. L. Chen, "Room-temperature selective growth of dielectric film by liquid-phase deposition," *Semicond. Sci. Technol.*, vol. 9, p. 1250, 1994.

[9] C. F. Yeh, Y. C. Lee, and J. L. Su "Selective $\text{SiO}_{2-x}\text{F}_x$ growth with liquid-phase deposition for MEMS technology" in *Proc. SPIE—Int. Soc. Opt. Eng.*, 1996, vol. 2879, pp. 260–265.

[10] T. Homma, T. Katoh, Y. Yamada, and Y. Murao, "A selective SiO_2 film-formation technology using liquid-phase deposition for fully planarized multilevel interconnections," *J. Electrochem. Soc.*, vol. 140, no. 8, p. 2410, 1993.

[11] T. Horiuchi, T. Homma, Y. Murao, and K. Okumura, "An asymmetry sidewall process for high performance LDD MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, p. 186, 1994.

[12] C. F. Yeh, C. L. Chen, and G. H. Lin, "The physicochemical properties and growth mechanism of oxide ($\text{SiO}_{2-x}\text{F}_x$) by liquid-phase deposition with H_2O addition only," *J. Electrochem. Soc.*, vol. 141, no. 11, p. 3177, 1994.

[13] W. Kern and D. A. Puotinen, "Cleaning solution based on hydrogen peroxide for use in semiconductor technology," *RCA Rev.*, June 1970, p. 187.

[14] C. F. Yeh and C. H. Liu, "Applying selective liquid-phase deposition to create contact holes in plasma damage-free process," in *Proc. Plasma Process Induced Damage (98'P2ID)*, 1998, p. 223.

[15] S. Ashok and A. Mogro-Campero, "Silicon Schottky-Barrier modification by ion-implantation damage," *IEEE Electron Device Lett.*, vol. EDL-5, p. 48, 1984.

[16] C. P. Wu, J. T. McGinn, and L. R. Hewitt, "Silicon preamorphization and shallow junction formation for ULSI circuits," *J. Electron. Mater.*, vol. 18, p. 721, 1989.

[17] T. J. Dalton, J. C. Arnold, H. H. Sawin, S. Swan, and D. Corliss, "Microtrench formation in polysilicon plasma etching over thin gate oxide," *J. Electrochem. Soc.*, vol. 140, p. 2395, 1993.

[18] M. Biavati, I. Perez-Quintana, A. Poggi, and E. Susi, "Study of the electrical active defects induced by reactive ion etching in n-type silicon," *J. Vac. Sci. Technol. B*, vol. 13, p. 2139, 1995.

[19] J. M. Shannon, "Control of Schottky barrier height using highly doped surface layer," *Solid-State Electron.*, vol. 19, p. 537, 1976.

[20] H. C. Tseng, C. Y. Chang, F. M. Pan, and L. P. Chen, "Effects of dry etching damage removal on low-temperature silicon selective epitaxial growth," *J. Appl. Phys.*, vol. 78, p. 4710, 1995.