Wafer Sort Bitmap Data Analysis Using the PCA-Based Approach for Yield Analysis and Optimization

Yeou-lang Hsieh, Gwo-hshiung Tzeng, Fellow, IEEE, T. R. Lin, and Hsiao-cheng Yu

Abstract—Yield analysis is one of the most important subjects in IC companies. During the initial stage of new process development, several factors can greatly impact the yield simultaneously. Traditionally, several learning cycle iterations are required to solve yield loss issues. This paper describes a novel way to diagnose yield loss issues in less iteration. First, the failure classification of bitmap data is transferred to a new basis using principal component analysis. Second, the defective rates are calculated and the original bitmap data is reconstructed in the principal basis, allowing the yield loss space to be generated by Cluster Analysis. Third, physical failure analysis samples can be selected to solve yield loss issues. Furthermore, the new yield loss basis can be used to monitor the progress of yield improvement as a discriminate analysis measure for reducing failure patterns (bitmap failures).

Index Terms—Bitmap, cluster analysis, discriminate analysis, principal component analysis (PCA), yield analysis, yield loss space.

I. INTRODUCTION

D URING THE wafer manufacturing process, wafer sorting is the final step to ensure that ICs function well. Only qualified chips are sent on for packaging and further processing. If an IC contains repeated circuit blocks [e.g., embedded static random access memory (SRAM)], bitmap data can be collected as part of chip probe data. Bitmap data collection is a common procedure in SRAM, dynamic random access memory, and Flash memory ICs. Bitmap data records the failing bits of the memory being tested, and it represents the failing counts for different failure patterns recognition. Because specific bitmap failure patterns can be connected to certain semiconductor process failures, several previous studies focus on bitmap failure pattern recognition [2], [8], [9]. The first step of traditional yield analysis approach is to synthesize bitmap data into a Pareto chart. The second

Manuscript received November 25, 2008; revised November 12, 2009; accepted June 8, 2010. Date of publication August 26, 2010; date of current version November 3, 2010.

Y.-L. Hsieh is with the Customer Technical Supporting Division, Taiwan Semiconductor Manufacturing Company, Hsinchu 300, Taiwan, and also with the Institute of Management of Technology, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: ylhsieh@tsmc.com).

G.-H. Tzeng, T. R. Lin, and H.-C. Yu are with the Institute of Management of Technology, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: ghtzeng@mail.knu.edu.tw; gtrl@faculty.nctu.edu.tw; chengyu@cc.nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TSM.2010.2065510

step conducts failure analysis to examine selected samples from the Pareto chart to determine failure mechanisms. After modifications are made for the process improvement, the third step generates a new Pareto chart for the second learning cycle. Lastly, the entire procedure is repeated to achieve the yield goal. A few learning cycles and several months of development are usually required to launch new technology (e.g., 45 nm technology).

This paper uses the principal component analysis (PCA) approach to explore the reduced failure space basis, the cluster analysis to generate independent failure events, and discriminate analysis to select objective physical failure analysis (PFA) dice. Using failure analysis, this paper then reveals the IC failure mechanisms and fixes them using process improvement. Results show that the approach in this empirical study demonstrates fewer learning cycles than traditional yield improvement approaches.

SRAM is widely used as a test vehicle in the new generation complementary metal oxide semiconductor (CMOS) process development due to its high front-end transistor density and CMOS-compatible manufacturing process properties. Compared to other kinds of circuits, memory circuits are also easier to use in PFA because failing bits are localized by bitmap testing data. Therefore, SRAM ICs or logic ICs with embedded SRAM are commonly used as monitors in CMOS process development.

Many different mechanisms can induce chip failures. Failure patterns can be categorized as random failures, systematic failures, and repeated failures [5].

This research is organized as follows. Section II introduces the bitmap data and mathematical method, Section III presents examples of bitmap data analysis to demonstrate the procedures of the proposed method, and Section IV presents conclusions and remarks.

II. BITMAP DATA AND MATHEMATICAL METHOD

This section briefly introduces the bitmap data and the method of generating simulated bitmap data. The second subsection then introduces analytical approaches like PCA, cluster analysis, and discriminate analysis.

A. Bitmap Data

1) *Bitmap Failure Pattern:* Bitmap data records the locations of failing bits in the repeated structures of an IC



Fig. 1. Bitmap failure pattern recognition.

(e.g., the SRAM). Due to the circuit structure, specific failure mechanisms usually produce particular failure patterns that can be analyzed and categorized. For instance, if four bits share the same via in the circuit layout, they would fail simultaneously by the via open fail. Also, if two bits share the same contact, both would fail if that particular contact fails. Furthermore, failure patterns change with different testing voltages. For example, if the contact fails because of high resistance but no contact open, the results of testing twin bit failure at low voltages and high voltages might be different.

Fig. 1 illustrates typical (SRAM) bitmap failure recognition. Grouping procedures generally begin by processing large-area failure patterns, such as bulk failures, word line failures, and bit line failures. The remaining failing bits are then grouped into four bit failures, twin bit failures, one bit failures, and so on. With further analyses, each of the failure patterns can be classified into several subcategories. For example, wordline failures can be separated into full wordline failures and partial wordline failures, and so on.

2) *Simulated Bitmap Data:* The method in this paper generates bitmap data by the following equation:

$$\mathbf{X}_{n \times p} :\to \sum_{k=1}^{m} C^{k} \times \mathbf{D}_{n \times 1}^{k} \times \mathbf{F}_{1 \times p}^{k} \times f \tag{1}$$

where $\mathbf{X}_{n \times p}$ is a matrix with *n* row(s) and *p* column(s), and the element $[x_{vi}]_{n \times p}$ represents the failure bit count of the *i*th bitmap failure mode (i = 1, 2, ..., p) of the *v*th die (v = 1, 2, ..., n), the element $[x_{vi}]_{n \times p}$ can be any nonnegative integer (Ex: if $[x_{12,5}] = 7$, the failure bit count is seven in the 5th failure mode of 12th die). In the simulated example, n = 500, p = 20, and m = 6 (500 dice, 20 failure modes, six yield loss event). The basic idea of (1) is, bitmap data from the *k*th yield loss event can be constructed by: 1) C^k : fail intensity among different wafers; 2) $\mathbf{D}_{n \times 1}^k$: fail intensity within same wafer but different dice; 3) $\mathbf{F}_{n \times p}^k$: specific bitmap data feature by circuits structure; and 4) *f*: uncertain factor.

One yield loss event can cause different yield loss results in different wafers (for example, if we have litho machine lens heating issue in a metal layer which makes metal island pattern

TABLE I C^k Values for Each Yield Loss Event

Event 1	Event 2	Event 3	Event 4	Event 5	Event 6
(System	(System	(System	(System	(Repeating)	(Random)
Wafer	Wafer	Wafer	Local-		
Edge)	Edge)	Center)	ized)		
C^1	C^2	C^3	C^4	C^5	$C^6 = 1$ (low noise
= 100	= 100	= 100	= 100	= 100	scenario)
					$C^6 = 10$ (median noise
					scenario)
					$C^6 = 100$ (high noise
					scenario)
\mathbf{D}^1		\mathbf{D}^2		\mathbf{D}^3	
1.1				. í .	



Fig. 2. Wafer map of yield loss events $\mathbf{D}_{n \times 1}^{k}$.

fail, we can observe same bitmap failures with different "fail intensity," because lens heating is getting worse by process time), so that we use C^k as failure count multipliers to interpret yield loss events "intensity." The term C^k is a constant of k, which stands for the *k*th yield loss event, in the model, C^k is assigned as different order for different signal intensities.

In Table I, the C^k values function as failure count multipliers for yield loss events. Event-1–Event-5 are signals with three noise scenarios presented by Event 6. When the C^k value of Event 6 (in a low/medium noise scenario) is lower than that of the other events, the signals (Events 1–5) are larger than the noise (Event 6).

 $\mathbf{D}_{n\times 1}^{k}$ is a matrix with *n* row(s) and one column in Event *k*, we use "0–1" in $\mathbf{D}_{n\times 1}^{k}$ to separate those defective/non-defective dices under each yield loss event. For example, $[D_{97}]^4 = 0$ means for 97th die, it is non-defective from yield loss event four. In this paper, we set m = 6 (six yield loss events), four systematic yield loss events occur along with one repeated yield loss event and one random yield loss event. Fig. 2 displays the corresponding wafer maps of these six events and combined wafer maps. In the first row of Fig. 2, \mathbf{D}^1 and \mathbf{D}^2 represent the systematic wafer edge yield loss. In the second row, \mathbf{D}^4 represents the systematic localized yield loss, \mathbf{D}^5 depicts the repeated yield loss event is a combination of the wafer maps for the six yield loss events above.

A SRAM layout example is shown in Fig. 3, imagining a contact layer process issue inducing a random single contact



Fig. 3. Four-bit SRAM layout example, OD layer in vertical, POLY layer in horizontal, contact in rectangular [2].

TABLE II $\mathbf{F}_{1 \times n}^k \text{ Values for Each Yield Loss Event (Example)}$

Fk value list	FM-1	FM-2	FM-3	FM-4	FM-5	FM-6	FM-7	FM-8	FM-9	FM-10	FM-11	FM-12	FM-13	FM-14	FM-15	FM-16	FM-17	FM-18	FM-19	FM-20
Event-1 (systen wafer edge)	0.70	0.10	1.00	1.00	0.15	0.15	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01
Event-2 (systen wafer edge)	0.20	1.00	0.01	0.01	0.01	0.02	0.20	0.60	0.01	0.02	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01
Event-3 (systen wafer center)	0.25	0.25	0.40	0.40	0.45	0.45	0.01	0.01	0.15	0.10	0.50	0.60	1.00	1.00	0.01	0.01	0.01	0.01	0.01	0.01
Event-4 (systen localized)	0.01	0.01	0.01	0.01	0.01	0.01	1.00	1.00	0.80	0.80	0.10	0.10	0.10	0.10	0.20	0.20	0.10	0.10	0.10	0.10
Event-5 (repeating)	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.50	1.00	0.40	0.80	0.30	0.60
Event-6 (random)						560 - 555	ra	ando	n nu	mbe	r bel	wee	n [0,	1]						

opening failure, this failure will induce single bit fault if one contact opening among contact-1–contact-4, horizontal twin fault if either contact-11 or contact-12 opening, vertical twin fault if one of contact-5–contact-10 opening. Assuming in a certain yield loss event the contact opening probability is equal to each other, the ratio among single bit fault v.s. horizontal twin bit fault v.s. vertical twin bit fault will be 4:1:3=0.5:0.125:0.375, with a specific signature. Therefore, due to circuit structure characteristics, the ratio of each bitmap failure mode in each event was approximately to a specific signature and be expressed by $\mathbf{F}_{1\times p}^{k}$, where $\mathbf{F}_{1\times p}^{k}$ is a matrix with one row and p column(s) in Event k, graded from 0 to 1. TABLE II shows the data used in $\mathbf{F}_{1\times p}^{k}$.

There are always uncertainties in the testing results. If we test a same wafer in the same tester twice and then compare the results, the data will be close but not 100% the same. The disparities might result from testing marginality, fault marginality, or bitmap fault pattern recognition sensitivity, and so on. In this model, f represents an uncertain factor with a value between 0.8 and 1.2 with conservative estimate.

This paper includes 20 bitmap failure modes and six yield loss events. Table III shows the selected simulated data of **X**. Except for Event 2, the $\mathbf{D}_{n\times 1}^{k}$ values are either 0 or 1. The number 1 signifies that a specific die was influenced by a certain yield loss event; whereas 0 means that the die was not

TABLE III Selected Bitmap Data List (See Appendix-D)

Selecte	P	Event-1	Event-2	Event-3	Event-4	Event-5	Event-6																				
d Bitmap data	ass/Fail			-				FM-1	FM-2	FM-3	FM-4	FM-5	FM-6	FM-7	FM-8	FM-9	FM-10	FM-11	FM-12	FM-13	FM-14	FM-15	FM-16	FM-17	FM-18	FM-19	FM-20
S-1	F	-	0.4	0	0	0	-	87	150	128	121	23	27	37	87	12	14	12	10	12	9	12	13	13	11	10	13
S-2	F	0	0	0	-	-	-	8	10	9	10	12	Ξ	126	123	104	84	20	20	19	19	87	143	58	115	€	8
S-3	Ρ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S-4	F	0	0	0	0	0	-	17	78	8	œ	11	10	21	49	9	9	11	10	11	œ	9	œ	œ	11	11	8
S-5	F	0	0	0	-	0	0	-	-	1	-	0	0	106	91	78	75	8	11	11	10	22	18	8	10	10	9
S-6	F	0	0	1	0	0	0	29	20	47	41	42	\$	1	0	15	H	54	54	100	110	-	-	0	0	0	-
S-7	F	0	0	0	0	0	-	21	70	10	11	H	9	24	37	9	12	9	11	80	8	:	9	9	11	9	10
S-8	F	0	0	1	-	-	0	26	30	36	32	38	42	97	106	111	86	67	59	128	121	68	107	46	79	36	73
S-9	F	0	0	0	0	0	1	19	79	8	11	8	10	20	40	8	10	10	8	8	8	11	8	8	10	8	9
S-10	F	0	0	1	0	0	-	31	35	57	49	ස	49	8	11	26	22	66	75	114	119	11	10	10	10	12	10
S-11	F	0	0	-	-	0	0	21	29	48	۳	₩	4	95	116	92	91	50	76	111	108	18	19	Ξ	9	10	::
S-12	F	0	0.2	0	0	-	0	10	60	0	0	0	-	10	35	0	-	0	0	0	0	43	116	44	93	26	57
S-13	F	0	0	0	0	0	-	22	63	:1	10	œ	12	20	52	H	8	11	8	11	10	11	11	9	9	9	9
S-14	F	0	0	0	0	0	-	20	65	10	11	11	12	19	48	10	10	8	9	9	8	11	9	9	8	11	11
S-15	Ρ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
S-16	F	0	0	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	57	102	41	87	26	54
S-17	F	0	0	0	0	0	1	9	9	10	8	10	10	8	9	11	9	9	9	10	11	11	9	8	8	8	9
S-18	F	-	0.6	0	0	0	-	100	202	93	66	27	27	41	107	12	12	9	12	12	9	10	13	:1	14	10	11
S-19	F	0	0	0	0	-	-	9	10	9	10	00	œ	8	00	9	9	11	9	11	00	55	10	44	103	37	59
S-20	F	0	0	0	0	0	-	8	=	10	=	Ξ	9	9	10	9	8	8	11	8	8	10	5	10	8	10	11

affected. In Event 2, the $\mathbf{D}_{n\times 1}^{k}$ values are set between 0 and 1 to show the intensity of influence that Event 2 has within this wafer. A good die is only produced when all the $\mathbf{D}_{n\times 1}^{k}$ values are 0, as "P" in the "P/F?" row indicates. The FM1 (bitmap failure mode1) count of Die 1 is 110, but 130 for Die 2. Die 1 is affected by Events 1 and Events 2, while Die 2 was affected by Events 1, Events 2, Events 5, and Events 6 (see Appendix D).

B. PCA Approach

PCA is a component of multivariate statistical analysis. PCA was first proposed by Pearson, and then developed by Hotelling. The PCA method is also called the Karhunen-Loève transform or Hotelling transform. PCA is a technique for reducing multidimensional data sets to minimize dimensions of analysis. The dimensions remaining after PCA analysis are mutually independent. In other words, PCA is a linear transformation that converts data to a new coordinate system where the greatest variance of any projection of data lies on the first coordinate (the first principal component), the second greatest variance on the second coordinate, the third greatest variance on the third coordinate, and so forth [1], [4], [6], [7] (see Appendix A).

The following section briefly describes how to use the PCA approach. First, standardize the bitmap raw data to matrix X, $x_{vi,stan,daridized} = \frac{x_{vi,raw} - \bar{x}_i}{x_{vi}}$

$$\mathbf{X} = \begin{bmatrix} x_{11} & \cdots & x_{1i} & \cdots & x_{1p} \\ \vdots & \ddots & \vdots & \ddots & \vdots \\ x_{v1} & \cdots & x_{vi} & \cdots & x_{vp} \\ \vdots & \ddots & \vdots & \ddots & \vdots \\ x_{n1} & \cdots & x_{ni} & \cdots & x_{np} \end{bmatrix}_{n \times p} = [x_{vi}]_{n \times p}.$$

Second, calculate the correlation matrix $\mathbf{R} = [r_{hj}]_{p \times p}$ where r_{hj} is the correlation coefficient

$$\mathbf{R} = \begin{bmatrix} 1 & r_{12} & r_{13} & \cdots & r_{1p} \\ r_{21} & 1 & r_{23} & \cdots & r_{2p} \\ r_{31} & r_{32} & 1 & \cdots & r_{3p} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ r_{p1} & r_{p2} & r_{p3} & \cdots & 1 \end{bmatrix}_{p \times p} = [r_{hj}]_{p \times p} \quad (2)$$

of the *h*th and *j*th bitmap failure modes, with p = 20 in our paper. Third, to calculate Λ , the diagonalization matrix, use

$$\Lambda = \mathbf{B}' \mathbf{R} \mathbf{B} \tag{3}$$

where

$$\Lambda = \begin{bmatrix} \lambda_1 & 0 & \cdots & 0 \\ 0 & \lambda_2 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & \lambda_p \end{bmatrix}.$$

A is a diagonal matrix where the *i*th diagonal element is the *i*th eigenvalue of $\mathbf{R} = [r_{hj}]_{p \times p}$ The term **B** is a translation matrix between old and new coordinate systems, where the *i*th column is the *i*th eigenvector of $\mathbf{R} = [r_{hj}]_{p \times p}$.

In the PCA approach, an important output result called principle factor loading $\mathbf{A} = [a_{ik}]$ can be derived from $\mathbf{B} = [\beta_{ik}]_{p \times p}$ (see Table A2). In other words, the principle factor loading

$$\boldsymbol{A} = [a_{ik}] = [\sqrt{\lambda_k} \beta_{ik}]. \tag{4}$$

The *i*th eigenvalue λ_k of $[r_{ij}]$ stands for the variance corresponding to *k*th principle component, so the sum of all eigenvalues is the total variance of $[r_{ij}]$. The variance ratios can be acquired by dividing λ_k by $\sum_{k=1}^{p} \lambda_k = p$ (A7)–(A9).

Another useful result called factor score coefficients may be found by taking *m* factors that can be derived from dividing $[\beta_{ik}]_{p \times m}$ by $\sqrt{\lambda_k}$.

Factor score coefficients (FSC) are as follows:

$$FSC = [\beta_{ik} \div \sqrt{\lambda_k}].$$
(5)

Factor scores (FS) can be obtained by multiplying the normalized X by the factor score coefficients

$$[FS]_{n \times m} = \mathbf{X}_{n \times p} \times \mathbf{B}_{P \times m} / \sqrt{\lambda_k}$$
$$= [x_{vi}]_{n \times p} \times [\beta_{ik} / \sqrt{\lambda_k}]_{p \times m}$$
(6)

where variables i = 1, 2, ..., p, and samples v = 1, 2, ..., n.

C. Cluster and Discriminatory Analysis for Bitmap Failure Patterns

This paper uses clustering to classify a data set into subsets (clusters) so that the data in each subset shares some common features. The cluster analysis employed in this paper uses factor scores and wafer maps.

Due to the nature of the semiconductor process, one die might suffer multiple yield losses. Such dice are not appropriate objectives for failure analysis, because more resources are required to arrive at a failure analysis conclusion. Therefore, this paper proposes using a suitable threshold value of factor score to select PFA objective dice. The objective die should have as more factor scores as possible in specific PC and also have as fewer factor scores as possible for other PCs.

Once the matrix **B** is derived from the raw data, (6) can be used to transform the sample's data from bitmap failure space \mathbf{X} to event failure space \mathbf{Y}

$$\mathbf{Y} = \mathbf{X}\mathbf{B} \tag{7}$$

$$\mathbf{X} = \mathbf{Y}\mathbf{B}^{-1}.$$
 (8)

Comparing the spectrum in the event failure space for the original data and transformed data reveals any new yield loss events.

III. BITMAP DATA ANALYSIS EXAMPLE

The conventional yield improvement procedures include: 1) set up the bitmap yield loss Pareto plot; 2) select sample dice and process them with PFA analysis; 3) modify the process recipe to resolve the yield loss events; 4) process new wafers with the new recipe; and 5) continue the above four steps until the yield reaches the desired goal.

Yield loss events are usually mutually independent, which is consistent with the eigenvectors of the bitmap data correlation matrix. Accordingly, Microsoft EXCEL VBA was used to generate the simulated data, PCA analysis, cluster analysis, wafer maps, and so on.

A. Bitmap Data Analysis with Medium Noise

The C^k value of a random yield loss event in a medium noise case is set at 10, which is ten times less than the C^k values of other signals. Table IV lists the top five eigenvalues and factor loadings.

Comparing the factor loading data in Table IV with that in Table II shows that principal component 1 (PC1) is mostly mapped to FM5, FM6 and FM11 to 14 (failure modes 5, 6, 11–14). This reflects the wafer center yield loss event (Event 3 in Table II). PC2 is mainly mapped to FM15 to 20, which reflects the repeated wafer yield loss event (Event 5 in Table II). PC3 is largely mapped to FM1 to 4, FM7 and FM8, which reflects the wafer edge yield loss event (Event 2 in Table II). PC4 is mainly mapped to FM7 to 10, which reflects the system localized yield loss event (Event 4 in Table II). PC5 is mainly mapped to FM2 to 4 and FM8, which reflects the wafer edge yield loss event (Event 1 in Table II).

B. Bitmap Data Analysis with Low Noise

In low noise cases, the C^k value of random yield loss event in Table I is set at 1 for further noise reduction. Repeating the PCA procedures produces the data shown in Table V. These results are very similar to those obtained from bitmap data analysis with medium noise.

C. Bitmap Data Analysis with High Noise

For high noise scenario analysis, the C^k value of random yield loss events in Table I is adjusted to 100 to determine what happens in the PCA analysis when the background

TABLE IV EIGENVALUES AND CORRESPONDING FACTOR LOADINGS (ROTATED) OF MEDIUM NOISE ANALYSIS

Ck Value of						
Event $6 = 10$	PC1	PC2	PC3	PC4		PC5
Eigenvalue	6.30	5.87	4.96	2.30		0.24
Proportion	31.5%	29.3%	24.8%	11 5%	Community	1.2%
Commulative	31.5%	60.9%	85.7%	97.2%	PC1–PC4	98.4%
FM1	-0.011	0.020	0.994	-0.022	0.989	-0.025
FM2	-0.185	0.012	0.941	-0.021	0.920	0.266
FM3	0.209	0.026	0.944	-0.027	0.937	-0.228
FM4	0.213	0.018	0.948	-0.032	0.946	-0.204
FM5	0.954	0.027	0.255	0.044	0.978	-0.046
FM6	0.941	0.044	0.301	0.039	0.979	-0.031
FM7	0.080	0.076	0.576	0.795	0.975	0.119
FM8	-0.149	0.028	0.882	0.365	0.934	0.231
FM9	0.532	0.088	-0.043	0.834	0.989	-0.057
FM10	0.455	0.089	0.011	0.879	0.988	-0.048
FM11	0.980	0.037	-0.072	0.132	0.984	0.021
FM12	0.983	0.030	-0.080	0.119	0.987	0.017
FM13	0.982	0.031	-0.100	0.070	0.981	0.021
FM14	0.981	0.017	-0.098	0.079	0.979	0.020
FM15	0.059	0.984	0.010	0.113	0.984	-0.007
FM16	0.014	0.987	0.000	0.006	0.975	-0.001
FM17	0.040	0.989	0.030	0.034	0.981	0.002
FM18	0.000	0.988	0.007	-0.049	0.980	0.006
FM19	0.065	0.978	0.045	0.067	0.967	0.003
FM20	0.021	0.993	0.015	-0.010	0.986	-0.004

TABLE V EIGENVALUES AND CORRESPONDING FACTOR LOADINGS (ROTATED) OF LOW NOISE ANALYSIS

Ck Value of						
Event $6 = 1$	PC1	PC2	PC3	PC4		PC5
Eigenvalue	6.31	5.91	4.98	2.30		0.24
Proportion	31.5%	29.6%	24.9%	11.5%	Community	1.2%
					PC1–PC4	
Commulative	31.5%	61.1%	86.0%	97.5%		98.7%
FM1	-0.015	0.011	0.994	-0.032	0.989	0.015
FM2	-0.185	-0.001	0.944	-0.025	0.926	-0.253
FM3	0.206	0.015	0.947	-0.027	0.940	0.222
FM4	0.210	0.021	0.946	-0.034	0.941	0.217
FM5	0.956	0.025	0.257	0.031	0.982	0.045
FM6	0.948	0.027	0.287	0.036	0.984	0.032
FM7	0.077	0.069	0.586	0.786	0.973	-0.114
FM8	-0.149	0.035	0.885	0.355	0.933	-0.231
FM9	0.530	0.085	-0.044	0.834	0.986	0.052
FM10	0.445	0.069	0.005	0.887	0.990	0.043
FM11	0.979	0.032	-0.078	0.128	0 982	-0.021
FM12	0.979	0.033	-0.084	0.137	0.986	-0.017
FM13	0.985	0.026	-0.099	0.080	0.987	-0.020
FM14	0.985	0.017	-0.100	0.073	0.986	-0.020
FM15	0.048	0.986	0.008	0.099	0.984	0.009
FM16	0.011	0.992	-0.001	-0.004	0.985	0.001
FM17	0.034	0.991	0.028	0.022	0.985	-0.013
FM18	0.008	0.993	-0.001	-0.035	0.987	-0.006
FM19	0.051	0.989	0.038	0.067	0.987	0.005
FM20	0.020	0.993	0.010	-0.011	0.987	0.004

TABLE VI EIGENVALUES AND CORRESPONDING FACTOR LOADINGS (ROTATED) OF HIGH NOISE ANALYSIS

Ck Value of						
Event $6 = 100$	PC1	PC2	PC3		PC4	PC5
Eigenvalue	14.69	2.77	1.36		0.41	0.32
Proportion	73.5%	13.8%	6.8%	Community	2.1%	1.6%
Commulative	73.5%	87.3%	94.1%	PC1–PC4	96.2%	97.8%
FM1	0.683	0.710	0.016	0.972	0.100	0.050
FM2	0.391	0.898	-0.068	0.964	-0.009	-0.025
FM3	0.766	0.582	0.088	0.934	0.171	0.002
FM4	0.754	0.604	0.091	0.941	0.174	-0.005
FM5	0.969	0.069	0.142	0.963	0.099	-0.037
FM6	0.970	0.090	0.132	0.965	0.094	-0.023
FM7	0.868	0.333	0.050	0.867	-0.328	0.091
FM8	0.611	0.732	-0.023	0.910	-0.278	0.018
FM9	0.947	-0.016	0.126	0.913	-0.249	0.057
FM10	0.950	0.014	0.109	0.914	-0.236	0.108
FM11	0.970	-0.064	0.150	0.967	0.049	-0.059
FM12	0.961	-0.094	0.169	0.961	0.072	-0.107
FM13	0.883	-0.177	0.241	0.869	0.085	-0.332
FM14	0.881	-0.193	0.253	0.877	0.080	-0.320
FM15	0.919	0.037	-0.343	0.963	-0.014	0.104
FM16	0.777	0.010	-0.613	0.980	-0.003	-0.048
FM17	0.934	0.061	-0.293	0.962	0.061	0.133
FM18	0.836	0.018	-0.530	0.980	0.025	0.018
FM19	0.946	0.061	-0.216	0.944	0.008	0.167
FM20	0.884	0.040	-0.435	0.972	0.037	0.081

noise increases. When the noise intensity matches the signal intensity, the failure counts of systematic failure events roughly equal the number of random failure events. Yield loss events cannot be completely decoupled by PCA, as Table VI shows. This result shows that PC1 is a random failure event, and only three out of five events can be analyzed: wafer center, localized, and repeated failure events (PC2–PC4). However, in real situations, the failure counts of random yield loss events are lower than systematic and repeated yield loss events. As a result, high noise cases rarely occur.

D. Cluster Analysis

The details of yield loss events are usually unavailable for both the event (number) count and event bitmap failure mode distribution. Therefore, factor score data is required for deciding objective sample dice of the PFA. The factor scores can be easily obtained, as (6) indicates.

Fig. 4 plots the PC1 factor scores and corresponding $\mathbf{D}_{n\times 1}^{k}$ values at a medium noise level for 500 simulated samples. According to the plot, the factor score data varies significantly among various $\mathbf{D}_{n\times 1}^{k}$ values (0 or 1). As Fig. 5 shows, the factor score map of PC1 is very similar to the $\mathbf{D}_{n\times 1}^{k}$ map of Event 3. The threshold values of the gray-level parts of the factor score map are 1.88, 1.28, and 0.84, respectively. These values correspond to roughly 97%, 90%, 80% of the cumulative probability.

Fig. 6 shows that the factor score map of PC2 is similar to the $\mathbf{D}_{n\times 1}^k$ map of Event 5. The original yield loss events repeat the defects possibly caused by the mask's faults. Except for the wafer center area, the repeated defects of yield loss events can be duplicated in PC2's factor score map. This is because



Fig. 4. Factor score plot for each sample with corresponding $\mathbf{D}_{n \times 1}^{k}$ value (medium noise, PC1).



Fig. 5. Factor score map for PC1 (left) and $\mathbf{D}_{n \times 1}^k$ map (right) for Event 3 (medium noise).



Fig. 6. Factor score map for PC2 (left) and $\mathbf{D}_{n \times 1}^{k}$ map (right) for Event 5 (medium noise).

the wafer center signal might be biased from the wafer center yield loss event (Event 3 in PCA analysis).

In Event 2, the $\mathbf{D}_{n\times 1}^k$ values are set at 0, 0.2, 0.4, 0.6, 0.8, and 1.0 to represent varying degrees of yield loss. According to Fig. 7, the magnitude of PC3 is correlated to the $\mathbf{D}_{n\times 1}^k$ values of Event 2, which supports the knowledge that greater factor score values correspond to more serious degrees of yield loss.

Fig. 8 shows that PC3 represents Event 2, Fig. 9 shows that PC4 represents Event 4, and Fig. 10 indicates that PC5 stands for Event 1. The eigenvalue of PC5 is much less than that of the other PCs, so the connection between PC5 and Event 1 is not obvious.

Based on this discussion above, the objective die ν should be on the right-hand side of the factor score probability distribution for the given factor scores of specific PC. Simultaneously, the objective die should also have as fewer factor scores as possible for other PCs.

Equation set (7) shows the cluster analysis proposed in this paper. Appendix B is the factor score summary of medium noise scenario ($C^k = 10$), with gray background mark for $P\{[FS]_k \leq \text{threshold}_k\} = 97\%$ and an underlined mark for $P\{[FS]_k \leq \text{threshold}_k\} = 70\%$. For example, die-482 is a proposed candidate of PC1, die-274 is a proposed candidate



Fig. 7. Factor score plot for each sample with corresponding $\mathbf{D}_{n\times 1}^{k}$ value (medium noise, PC3).



Fig. 8. Factor score map for PC3 (left) and $\mathbf{D}_{n\times 1}^{k}$ map (right) for Event 2 (medium noise).



Fig. 9. Factor score map for PC4 (left) and $\mathbf{D}_{n \times 1}^k$ map (right) for Event 4 (medium noise).



Fig. 10. Factor score map for PC5 (left) and $D_{n\times 1}^k$ map (right) for Event 1 (medium noise).

of PC2, die-008 is a proposed candidate of PC3, and die-387 is a proposed candidate of PC4. The criteria 97% and 70% are not invariant, they depend on how many dice can be supported by PFA resource

$$\begin{cases} [FS]_{\nu k} \ge \text{threshold}_k & \text{for } k = \eta \\ [FS]_{\nu k} \le \text{threshold}_k^* & \text{for } k \neq \eta. \\ k=1,2,\eta.,6 \quad \nu=1,2,...,500 \end{cases}$$
(9)

E. Empirical Study

An empirical study in the 65 nm SoC device yield improvement trend chart is shown in Fig. 11. In this example, ten



Fig. 11. Selected 65 nm device yield improvement trend chart. TABLE VII EIGENVALUES AND CORRESPONDING FACTOR LOADINGS IN THE EMPIRICAL STUDY

	Factor-1	Factor-2	Factor-3	Factor-4	Factor-5	Factor-6					
eigenvalues	5.1	1.6	1.3	1.2	0.8	0.6					
bit map data			Factor Loadings								
FM-01	0.78	-0.20	-0.28	0.43	-0.07	-0.08					
FM-02	0.35	-0.26	-0.31	0.75	0.14	0.27					
FM-03	0.74	-0.30	0.11	-0.01	0.13	-0.47					
FM-04	0.55	0.12	0.65	0.25	-0.13	-0.18					
FM-05	0.57	0.76	-0.21	0.02	0.04	-0.07					
FM-06	0.77	-0.13	0.18	-0.08	0.49	-0.09					
FM-07	0.77	-0.04	-0.25	-0.14	-0.43	0.00					
FM-08	0.82	-0.11	-0.12	-0.14	-0.23	0.03					
FM-09	0.68	-0.36	-0.06	-0.41	-0.24	0.18					
FM-10	0.40	0.19	0.72	0.21	-0.20	0.32					
FM-11	0.53	0.79	-0.22	-0.03	0.08	0.03					
FM-12	0.68	-0.10	0.07	-0.36	0.44	0.35					
defective rate	4%	5%	1%	12%	1%	6%					

months were taken to improve the yield from 0% to 80% by traditional approach.

The traditional procedure is: 1) build up a yield loss Pareto from tested data; 2) 80–20 rule, choose top failure dice for PFA, usually only couple of dice are chosen due to limited PFA resource; 3) draw up a process improvement strategy according to PFA results; and 4) after new wafer processed by improved process condition, repeat procedures (1)–(3).

If there were two yield loss events (named event A and event B), event A causes hundreds of failure bits per die, and event B only causes couple of failure bits per die. Most likely, we could not dig out event B in the first learning iteration by traditional procedure.

Table VII is the PCA results of the 0% yield wafer of mentioned 65 nm device. In this paper, we add defective rate from factor score to improve PCA in practice (in this case, factor score >0.7 is treated as defective dice). Compared to the PCA data and empirical results, PCA results factor-2, factor-4, factor-6 can match yield loss Event 2, Event 3, Event 1, respectively. PCA results factor-1 can be treated as random defect, because factor-1 can cause whole the bit map failure modes FM01–FM12. We did not put resource on Factor-3/5, because the defective rate is as low as 1%.

F. Discussion and Implementation

From the simulated analysis of medium and low noise cases, using the PCA based approach discusses all the principal components, and four out of the five eigenvalues are greater than one. From the empirical example, which introduces defective rate to enhance the PCA results in practice, one can shorten the yield learning iterations. Based on this paper, objective dice of the PFA for yield improvement can be selected after PCA is implemented using the following proposed procedures:

- 80–20 rule, calculating the defect rate of each factor based on factor scores which are greater than a suitable value (ex: 0.7);
- from high defective PCs, choosing the objective dice as higher factor score as possible with corresponding PC and also as lower factor score as possible in other PCs;
- drawing up a process improvement strategy according to PFA results on objective dice;
- after new wafer processed by improved process condition, repeat procedures (1)–(3).

Based on the analysis of the three different noise scenarios, the PCA based approach is influenced when the noise intensity equals the signal intensity (i.e., the high noise case). However, most yield loss events can be detected when the noise intensity is smaller than the signal intensity.

Wafer map overlaps between yield loss events indeed affecting the results produced by PCA. For example, Event 3 and Event 5 have similar wafer center area map, and this overlap influences the factor score maps of PC1 and PC2.

It is not practicable to have PFA in whole defective dice, usually several dice are selected as PFA objectives for one yield learning iteration. Usually, several learning iterations are needed for yield improvement and it really consumes both time (one iteration—three months) and cost (need many wafers). The proposed "PCA+ defective rate" analysis is a practical methodology for shortened yield learning iteration, compared to traditional Pareto rules.

IV. CONCLUSION

The process of new technology yield improvement can take up to one year to complete [3]. The bottlenecks in this process are: 1) not all yield loss events can be uncovered in the first analysis; 2) after the modifications, two or three months of process time is required to verify the yield results; and 3) the PFA method is a resource-limited and time-consuming approach.

However, the bitmap data analysis method proposed in this paper uses the "PCA based + defective rate" approach to greatly reduce the yield learning cycle time without requiring additional resources. Only a desk-top computer, the related software, and a little time is required to conduct this analysis.

Although previous studies present numerous data mining approaches [1]–[6], [8], [11], none of them can decouple the yield loss events considering wafer maps and signal intensity. Only the PCA based approach can decouple these kinds of failures.

Once the bitmap data is analyzed, the principal components can be used as the basis of failure process space. The following techniques are suggested for semiconductor manufacturing yield management: 1) the goal of yield improvement should objective not only systematic or repeated failure events, but also random failure events; 2) since the failure process space of a wafer analyzed by PCA can be established, the problems of another wafer with similar failure modes can be disclosed in minutes without any traditional analysis; and 3) the basis of failure process space can be extended by adding new failure modes. Eventually, a complete version of failure process space for a specific technology node can be built (ex: $0.13 \,\mu$ m CMOS logic low power process) to improve manufacturing knowledge management or technology transfer.

APPENDIX A CONCEPTS OF PRINCIPLE COMPONENT

 TABLE A.1

 BITMAP DATA SET MATRIX AND SAMPLE SCORES FOR PCA

Sample	s	Varia	ables			Sam	ple sco	ores		
	x_1	 x_i		x_p	y_1		\mathcal{Y}_k		\mathcal{Y}_m	
1	$ x_{11} $	 x_{1i}		x_{1p}	y_{11}		y_{1i}		y_{1m}	
÷	:	÷		÷	:		:		:	
v	$x_{\nu 1}$	 x_{ii}		x_{vp}	$y_{\nu 1}$		y_{vi}		y_{vm}	
	1:	÷		:	1		:		÷	
n	x_{n1}	 x_{ni}		x_{np}	y_{n1}	•••	y_{ni}		y_{nm}	
\overline{x}	$\overline{x_1}$	 $\overline{x_i}$		\overline{x}_{p}	_	• • • •	-			-11
S	S_1	 S_i		S _p	-		-		_	

TABLE A.2
PRINCIPLE FACTOR LOADING

Variables	Princip	le y ₁	Princip	le y _k	Principle ym	Community
<i>x</i> ₁	$\sqrt{\lambda}_1 \beta_{11}$		$\sqrt{\lambda}_k eta_{1k}$	• • •	$\sqrt{\lambda}_m eta_{1m}$	h_1
	÷				:	-
x_i	$\sqrt{\lambda}_1 \beta_{i1}$		$\sqrt{\lambda}_k \beta_{ik}$		$\sqrt{\lambda}_m eta_{im}$	h_i
:	÷		:		:	÷
x_p	$\sqrt{\lambda}_1 \beta_{p1}$		$\sqrt{\lambda}_k \beta_{pk}$	• • •	$\sqrt{\lambda}_m eta_{pm}$	h_p
Eigenvalue	λ_1		λ_k	• • •	λ_m	_
Contri. rate	λ_1/p		λ_k/p	• • •	λ_m/p	
Accu.con. rate	λ_1/p		$\sum_{k=1}^k \lambda_k / p$		$\sum_{k=1}^m \lambda_m / p$	
where $a_{ik} = \sqrt{\lambda_i}$	$\bar{k}\beta_{ik}$,i.e., λ	A = [a	$[i_{ik}] = [\sqrt{\lambda_k}]$	$[\beta_{ik}],$	$h_i = \sum_{k=1}^m a_{ik}^2 a_{ik}^2$	nd $\sqrt{\lambda_k} \beta_{ik}$ and
$a_k = \sum_{i=1}^p a_{ik}^2.$						

A. BASIC CONCEPTS OF PRINCIPLE COMPONENT

$$Y = \beta_1 x_1 + \dots + \beta_i x_i \dots + \beta_p x_p = \boldsymbol{\beta}' \boldsymbol{x}.$$
(A1)

Let the synthetic index $Y = \beta' x$ of standardized bitmap variables vector $\mathbf{x} = (x_1, \dots, x_i, \dots, x_p)$ be the greatest variance, i.e., maximize $Var(Y) = Var(\beta' x) = \beta' R\beta$. Let the standardized bitmap data set matrix X be

$$\mathbf{X} = \begin{bmatrix} x_{11} & \cdots & x_{1i} & \cdots & x_{1p} \\ \vdots & \ddots & \vdots & \ddots & \vdots \\ x_{\nu 1} & \cdots & x_{\nu i} & \cdots & x_{\nu p} \\ \vdots & \ddots & \vdots & \ddots & \vdots \\ x_{n1} & \cdots & x_{ni} & \cdots & x_{np} \end{bmatrix}_{n \times p} = [x_{\nu i}]_{n \times p}. \quad (A2)$$

APPENDIX-B: SELECTIVE FACTOR SCORES ($C^k = 10$) TABLE A.3

Factor Scores (C^k =10) of die-1 die-250



The correlation matrix $\mathbf{R} = [r_{ij}]_{p \times p}$ is a variance-covariance matrix by the standardized bitmap data set matrix $\mathbf{X} = [x_{iv}]_{n \times p}$, where $\mathbf{R} = [r_{ij}]_{p \times p}$ is the correlation coefficient matrix

$$\boldsymbol{R} = [r_{ij}]_{p \times p} = \begin{bmatrix} 1 & r_{12} & r_{13} & \cdots & r_{1n} \\ r_{21} & 1 & r_{23} & \cdots & r_{2n} \\ r_{31} & r_{32} & 1 & \cdots & r_{3n} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ r_{n1} & r_{n2} & r_{n3} & \cdots & 1 \end{bmatrix}.$$
 (A3)

Find the eigenvalue and respective eigenvalue to eigenvector as follows:

Maximize
$$Var(Y) = \beta R\beta$$
 (A4)

subject to

$$\sum_{i=1}^{p} \beta_i^2 = \boldsymbol{\beta}' \boldsymbol{\beta} = 1.$$

Take the Lagrange under equality constraint $\beta' \beta = 1$ for maximizing objective function $Var(Y) = \beta' R\beta$, and then see that

$$Q = \boldsymbol{\beta} \boldsymbol{R} \boldsymbol{\beta} - \lambda (\boldsymbol{\beta} \boldsymbol{\beta} - 1) \rightarrow \text{Maximize}$$
(A5)

$$\frac{\partial Q}{\partial \boldsymbol{\beta}} = \frac{\partial}{\partial \boldsymbol{\beta}} [\boldsymbol{\beta}' R \boldsymbol{\beta} - \lambda (\boldsymbol{\beta}' \boldsymbol{\beta} - 1)] = 2R \boldsymbol{\beta} - 2\lambda \boldsymbol{\beta} = 0 \implies R \boldsymbol{\beta} = \lambda \boldsymbol{\beta}.$$
(A6)

This leads to

$$(\boldsymbol{R} - \lambda \boldsymbol{I})\boldsymbol{\beta} = \boldsymbol{0}. \tag{A7}$$

The eigenvalue $(\lambda_1, ..., \lambda_k, ..., \lambda_m, ..., \lambda_p)$ and respective eigenvalue to eigenvector can then be found

$$\boldsymbol{B}_{p \times p} = (\boldsymbol{\beta}_1, ..., \boldsymbol{\beta}_k, ..., \boldsymbol{\beta}_m, ..., \boldsymbol{\beta}_p) = [\boldsymbol{\beta}_{ik}]_{p \times p}$$

$$\begin{cases} \boldsymbol{\beta}'_k \boldsymbol{\beta}_{k'} = 1 \quad k = k' \\ \boldsymbol{\beta}'_k \boldsymbol{\beta}_{k'} = 0 \quad k \neq k' \quad \text{independence.} \end{cases}$$
(A8)

Therefore, $\mathbf{B}'\mathbf{B} = \mathbf{I}$.

According to (A6) $Var(y_k) = \beta'_k R\beta_k = \lambda_k$ of component y_k ; k = 1, 2, ..., p can be obtained and $B'RB = \Lambda$. Alternately, based on (A6), $RB = B\Lambda \rightarrow B'RB = B'B\Lambda$, $B'RB = \Lambda$ when B'B = I, where the diagonalization matrix

$$\mathbf{\Lambda} = \begin{bmatrix} \lambda_1 & 0 & \cdots & 0\\ 0 & \lambda_2 & \cdots & 0\\ \vdots & \vdots & \ddots & \vdots\\ 0 & 0 & \cdots & \lambda_p \end{bmatrix}.$$
(A9)

Finally, based on (A8) principle factor loading matrix A, communality h_i , eigenvalue λ_k and contribution rate λ_k/p , accumulated contribution rate can be obtained (see Table A2)

$$\mathbf{A} = [a_{ik}] = [\sqrt{\lambda_k} \beta_{ik}]. \tag{A10}$$

In the real word, take k = 1, 2, ..., m and m < p to determine the accumulated contribution rate $\sum_{k=1}^{m} \lambda_k / p$.

APPENDIX-C: SELECTIVE RAW DATA ($C^k = 10$) TABLE A.4

TABLE-A3 SELECTIVE RAW DATA ($C^k = 10$)

×.	Xe.	8201	200.2	203	2014	2005	21000	207	1,000	209	210	211 4	212.3	243	214	215	210	212	210 3	219	220
12	12	- 555	- 332	23.4	- 510	104	110	136	- 155	- 111	124	103	105	119	102	110		- 00		103	- 95
16	2	-100	3007	119	1,200	.12		49	104	1		- 3	1			- 4	119	1.12			- 51
10	- 문	A0/2	- 862	149	111	15	1.0	- 60	150	103					105	40	114	1.00	- 26	- 110	54
1	12	1307	4.24	1000	170	112	130	100	- 222	117	115	103	120	- 95	101	- 110	- 97		110	115	100
	-	-100	370	103	193	18	130	170	-183	- 04	100	- 90			100		- 91	100	119	105	110
袋	高	100		日期	107	- 32	111	140	100	- 2	104	- 2	110	104		- 33	141	118	176	-,68	104
-19-	14	100	1004	2110	103	+10	131	150	1004		104			100	117	1.00	118	- 27	- 24	110	107
1	2	240	8.40	1500	175	102	110	100	347	110	144	100	- 23	- 23	110	149	230	日間	190	140	- 423
3	3	103	354	103	120	100	- 200		172	110	1.22	101	1.13		100	100	110		- 4		4100
8	3	- 167	387	104	104	104	110	100	150	100		- 90	121			- 90	101	00	03		- 63
-18	260	4.54	- 403	200	140	1.00	1.91	154	195	100	110	- 94		100	110	100	110	- 20	105		- 29
122	- 20-	123	305	107	81.9	10	11.0	100	109	100	100	- 90	100	110	115	141	202	100	104	-110	454
- 祭:	-ác	113	360	138	1993	-48	140	- 10	- 100	103		- 04	- 26	- 95	- 65	142	190	100	175		164
-25	10	235	303	120	A 10404	110	140	103	310	104	123	120	118	07	100	115	120	118	148	134	140
6	꽃는	100	3/2A #577	102	104	135	- 100	130	1040	110	104	110		101			4.1.0	-44	100	-110	109
파	32	100	100	100	122	- 190	-105	100	100	105	140	-110	1112	- 23	- 22	100	101	101		110	104
-31-	35	100	225	04	112	140	- 32	100	137	100	102	110	115	400		101	101	100	110	100	4100
-2-	-19-	-110	200	100		14	A.0.	- 40	1.459	- 3	- 2		1	- 3	- 2	- 49	103	- 49		- 22	- 64
10	-2jC	A10.4	- 300	100	192	139	135	189	- 313	- 91	-496	112	-8	193	111	192	0	目證	210	-100	148
19	-23-	- 013	345	1000	1000	142	101	120	1024		112	110	130	110	1.8.1	110	100	18	110	110	110
-12	-32-	115	20440		1.00	10	17	49	1.00	3			1		- 3		1	1	- 3		
- 25-	16	- 2014	300	197	1.75	114	112	150	240	- 64	104	100	101	-110	AGA	100	117	日間	100	- 00	- 473
3	16	319	- 330	100	210	103	111	150	- 254	21	1.00	- 29	1.84	100	- 22	110	0.4	100	107	-115	102
-8-	24	110	1111	107	120	18	- 53	30	100	3	- 2	- 1	1			50	110	36	90	30	- 67
18	-201	- 144	- 200	120	1,000	- 14	-13	- 33	- 172	100	100	104			100	- 25	143	- 98	142	- 83	100
-19-	-8-	195	3402	172		-16	112	150	104.0	109	142	107	- 91	103	- 65	104	- 22	- 65	- 62	113	- 40
10	관	- 119	203	123	111	100	114	136	1000	119	- 89	- 90	- 49		00	-13	2227	143	100	130	150
-14	-22-	-140		112		15	10	49	105		2	- 3	1.1				400	- 45	07		
-8-	-12	110	-822	100	199	12	- 22	- 82	189	- 6	- 2		F8						- 8		
3	16	104	2005	193	100	1.0	104	1 3 10	1.00	10.5	- 4		540	4.4.10	101	100	110	- 47	- 57	34	- 71
12	10	4000	150	200	A 70	100	105	345	2019		101	9.5	107	107	93	- 44	100	113	- 22	 100	100
15	- 10-	4.004	301	109	100	110	103	130	1000	110	100	118	- 14	- 67	- 06	- 33	90	115	100	- 04	- 90
25	15	210	244	100	013	100	100	141	247	113	1.11	100	25	111	105	115	104	111	101	144	8.8.0 58.6
1	2	100	100	100		18	19	12	103		1			1	1	- 1	1	1 1			
3	1	100	100	114	14.0	10	10	30	100		1	1		1	- 1	- 1	1			1	
11	25	107	307	100	110	194	100	100	1.000	110	112	- 44	1 - 11	- 00	103	101	- 42	144	101	- 00	44
13	15	100	123	625	100	105	- 57	133	146	- 03	- 21	100	100	100	- Sele	100	410	1 13	115	-11	179
-33-	-2)-	2004	-242	122	1000	188	187	-182	-182	-83	-42	105	147	110	102	182	1.1.1	105	113	-135	110
-54	73	1.70	305	A 500 545	104	101	A 1240	1.000	100	101	83		***		97	1000	***	104	93	- 95	- 97
-25	34. 32	- 30	100	112	540	10	19	36	130	- 2	1	- 7	- 7			2	1 3	7	1		- 2
-8-	21	403	- 10.5	- 200	203	100	1.21	140	197	104	- 118	110	119	- 95	100	- 93	115	100	- 93	- 91	44.5
10	2	100	122	105	122	12	10	- 30	- 100	1	1	1	1 6	1	- 5	-3		45		- 31	
-12	10.	- 344	-350	- 200	100	+18	100	1 3 5	4 040	110	101	100	100	110	110	100	171	100	su'l	100	173
- 2	-0-1	110	2014	11.0	- 04	10	- 300 8.4	- 22			- 8		- 8			- 1		1	- 8		
-3-	공리	100	100	191	100	12	19	- 30	100	1	- 8	- 1	1			- 54			- 02	- 20	- 62
-25	-22	100	100	215	- 23	- 03	100	4.00	1.1.0	- 113	- 23	100	100	- 90	- 11.2	114	110	- 25	110	-492	- 445
-12	转		1.39	1.002	103	103	1.00	1.40			1.00				1.00	100	103		5077	108	
-18	12	170	840	187	1.79	182	165	112	- 99	115	- 22	100	1 23	188	182	100	- 10	1.23	102	100	147
12	24	200	140	107	194	127	103	114	151	-	101		100		05	-		80	107	104	040
-22	19	195	140	01	1004	111	A 59	130	156	1.10	100	111	544	100	0.04	45	05	107	- 72 0.3	101	115
-3-	<u>-19</u> -	100	200	- 185	114	100	102	그났는	152	- 183		-101	- 27	-120	115	-143	113	日期	101	100	-172
10	200	120	- 110	- 95		100	- 21	112	- 100	677		- 00	119	117	04		110	117	110	- 60	100
-33	23	112	- 535	01	110	113	110	130	100	0.5	107	110	104	110	114	110	188	01	110	101	114
12	븠	24	110		1			- 22	- 33	1				1			1	1	1		
-11-	12	100	100	100	193	110	- 82	110	195	110	1.88	- 62	1.10	114	189	05	144	- 62	100	-110	100
-15	24	-144	- 202	105	- 22		113	-132	153	1.10	110	113	- 497	102	105	140	- 32	65	- 100	-115	-11.5
-12	10	- 20	147	1 D	1	1		200	0.0	9	- 8	1	9	1	*	4.0	4.4.0	- 45			-
- 14	÷.	- 23	110	1	1	- ?	- 2	- 22	- 96		2			1	1	- 1	1	1	- ?		- 1
1	्रेट		142		1		100	100	- 67		100		1			-		1.00	100		
-33	29-	10	1.00	1	1			10	- 92		- 8	1	1	1	1	45	- 94	30	91	30	- 64
-22	72	- 22	105	1	1	1	- 4	- 32			2		1	- 0	1			- 45	- 67	- 20	- 20
0	3	10	103		1				60			1	1.1	1		- 41	A 40	40	70		- 20
-8-	-31	100	213	105	105	113	100	101	156	- 81	- 04	100	114	103	107	110	- 60	110	104	109	145
-12	20	188	- 828	- 175	113		- 22	-135	-123	-183	- 23	- 27	- 227	110	-180	107	- 23	- 425	110	119	-102
11	2.	1.2	122		1		- 8	- 19	- 22		- 8			1		1		1.0	1	2	1
-22	-19-	- 20	110	1	1	1		- 22	- 32		- 8	1	1	- 6	- î	1		1 1	1		1
- 1	-14	***	230	119	440	100	902	110	14.5	107	24	100	110	113	- 0.3	103	- 00	- 22	187	100	9.3
- 6	꽃	110	105		11.5			1.00	123		190		110	0		154	100	1.40	1.24	1.34	190
-8-	24	A 3A A 1 O	- 250	100	A 3 10	148	102	100	101	111	114	- 400	110	100	100	110		- 90	110	- 119	100
-12	2¢C	120	- 807	104	103	119	444	132	104	104	- 327	114	115	110	- 65	100	110	- 82	1407	130	-149
24	20	111	101	114	100	101	0.3	109	10.5	103		115	- 50	100	- 100	- 04	100	01	10.3	100	101
22	10	- 35	115	1		1		- 50	00	1	1.18	1	1	1	- ô	1		1	1	1	1
1	10	-13	- 63	-112	104	00		120	100	0	100	100	- 2	94	101	47	- 200	- 32	24	31	104
-	16	199	124	154	.71	104	.71	.33	122	- 24	111	181	1.22	- 24	110	- 197	- 82	12	107	110	110
8	22	132	154		119	- 93	- 03	110	1.85	105	- 00	- 99	110	103	118	133	200	1.11	10%	130	150
19	25	100	150	118		103			180	112	100	- 90		100	- 69	101	189	- 62	114	103	- 50
16	22	92	170	95	113	100	500	121	1.30	90	107	105	00	94	81	112	99	105	101	91	102
10	10	- 990	183	105	90	91	540	- 50	134	104	0.1	803	110	115		154	164	144	105	100	140
23	19	100	124	0.3	101	111	83 540	130	144	114	- 111	040	810	101	405	110	101	111	111	115	101
8	10	-15	123	115	- 2	01	117	-15	100	100	110	-115		105	00	110	123	11	104	105	-12.5
10	2	11	- 67	8	8	8	1	18	10	8		8	8	2	2	0	100	1	- 20	2	
22	2	110	103	101	100	118		13	1.312	101		00		111	- 03	104	110	112	- 00		107
3	12	-12	122	110	102	113	105	104	100	100	120	115	110	103	05	110	90	05	110	- 0Å	
11	3	147	150	109	100	104	100	- 97	119	- 00	103	101	- 81	119	- 90		- 90	101	110	- 64	- 56
18	25	100	147	105	190	00	95	101	1.89	101	191	104	100	113	112	1.00	100	185	1.77	133	197
-53	34	- 114	140	100	- 25	119	1.00	182	189	-113	- 82	100	148	115	0.4	-100	101	113	- 162	-116	-115
-	15	12	30	0	0	0	1	10	100	0	1	0	0	107	0	0	0		10	107	110
- 10	10	4.00	165	00	90	00	100	100	132	101	110	100	107	03	110	110	100	187	114	104	00
N.	곗	133	113	105	- 133	133	110	100	140	114	111	100	1.12	113	155	127	203	120	+ 82	149	113
15	3	100	193	103	2	- 11%	100	- 48	150	100	- 90	101		- 98	-			110	100	- 14	- 40
10	Sec.	110	150	- 10	100	101	100	110	131	1077	100	417	100	115	119	140	145	111	1.00	115	ATTEN
100	100	100	145	90	105	112	105	1.30	4.00	110	00	103	103	119	108	4.3	105	34	109	100	115
-62		- 165	123	01		91	- 10	- 57	155	- 29	0.1	100	100	112	50	189	100	- 55	100	100	- 05
100	18			- 01	1			10.9	100	- 2	1.18			119	110	124	101	1.07	95	100	49
1				- 0	1 1 1 1	109	110	103	- 0.3	113	101	110	110	100	- 00	140	200	1.18	100	110	490
1	11111-12-	91 91 04	0	1.1.0			10.00	- 190		00	1 24	80	105	114	110	- 112	58.3	4 100	 TERMS 		
	Contraction of the local division of the loc	910 910 8105 115	851 101	110	113	- 65	100	1000			A				4.014	10.4	400	105	97		- 39
0000000000	100000000000000000000000000000000000000	000101000000000000000000000000000000000	01000000000	110	413 400 83	100	102 102 83	108	111	54	195	96	119	113	A0A 83	122	103	193	171	140	- 39 145
1-12122000000	Contractory and a state	000000000000000000000000000000000000000	001010000	110055000	1003000	1000000	332000	192000	111000	5000	1000	9000	119	113	101 00 00	420	403 103 110 110	0011040	007080	10100100	100000
10000000000000000000000000000000000000	abolte the state of a state of a	00000000000000000000000000000000000000	10121010100100000000000000000000000000	1100500070	1000000110	100000000000000000000000000000000000000	35500085	R. Coco 535	11000501	000000	100010010	19000 gas	110004	100010	101 000 110 100	100000000000000000000000000000000000000	80000 1000 11000 1000 1000	15 Loko 100	2012080810	1880 Ko 5255	1210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1+2111100000000000000000000000000000000	Contraction and a statement of the state	L 600	108250002628000	110000000000000000000000000000000000000	10000000000000000000000000000000000000	100200010100	Sectore 258	Contracting	100000000000000000000000000000000000000	100000000000000000000000000000000000000	10000010101	Test Secol	119 00 045 110 00 410 105	Segiseo 1	Re Set eeee and	10202024000	100 100 100 000 000 000 000 000 000 000	Control of the	Genteede 200	50080%05255	Constron 0 000 000
Telling on the state	Constant a la facta da canada d	008080000000000000000000000000000000000	0-352820004380300	112858000315505000	128200013800200	1000 101 10000 101 10000	35200025500	1020002120000	00000000000000000000000000000000000000	100000000000000000000000000000000000000	10000101100	Constant	11900045120500 001000 110000	1000388080800	100 100 100 000	102 02 02 12 0 2 0 2 0 2 0 2 0 2 0 2 0 2	8000 10 000 10 0000	of a fight of the	000 000 000 000 000	1222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000085500005580
1=2112200000000000000000000000000000000	ting victorio location d'autorio	10 1 10 10 10 10 10 10 10 10 10 10 10 10	1800050855000252800	10000 000 000 000 0000 0000 0000 0000	12000208580008822	Becolin SE oce Stat	Possie States and States	Feeeberr Cooper	10000000000000000000000000000000000000	000011000100000000000000000000000000000	Scente 28 Pools	Ecconta 12 Booo 8	1000018100000	Secol all hour	Teeese Streese	Scooled Store 51	10000000000000000000000000000000000000	Toor Stroke 108	Tooogast and 205	Boost 558 ave 225	Boooce85508.005158
1+1212200000000000000000000000000000000	10102 alla 202 alla 202 alla 2020	10000000000000000000000000000000000000	1088000508500052500	128000100100100008888001	1012 0012 0012 000 0012 0	Parloon Street one San	108500086838000288	Enflored 22 Cone 505	Befficeoficesterooeries	10000000000000000000000000000000000000	Talkana La Banaka	Reference Stefanos	10100000000000000000000000000000000000	Le Steeologie El Coort	Legeooge Setooge	Section Street Street	80000000000000000000000000000000000000	Tolkooofelleverel	Toli Doon Bastingo Ba 2015	Patitional and Reducted	Soffeeeeeester Section 28
1++1112200 ++102200 ++1022000	01012m2m2m2m2m2m2m2m2m2m2m2m2m2m2m2m2m2m	186.55 10001 855 000 111 80 800	10000000000000000000000000000000000000	1188558000071550100007140185	586.62000.4688.000.4628	Sterileconstitutes	2250 £000080808000258	NET-SEconTrates	828.58000 5885000 188	10000000000000000000000000000000000000	TTB S None TT S S Soon S S	882.e850001.e8550008	888.920000555880005	121 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	188.000008050505000000	TELES Recorded To to 191	111 11 11 11 11 11 11 11 11 11 11 11 11	all all cool all contained	SSERVE COOR SECONS 200	Sille Sile of a Sille be Sat	1380 1800000 1850 2051 38
1++11111000000000000000000000000000000	00017a0a0a0a0a0a0a0a0a0a0a00	00110000000000000000000000000000000000	10112010000100100000000000000000000000	10001100001000000000000000000000000000	81182 000 10 80 80 80 80 80 80 80 80 80 80 80 80 80	Roffing Roon Soft Street Soft	01000000000000000000000000000000000000	Redit aftered thtere 505	1000 1011 1000 0000 001 000 001 000 001 000 001 000 001 000 001 000 001 000 001 000 001 000 001 0000	80.858 5200001 0000 000 000	Booksakkookat REcooks	Constantion Constant	10000100000000000000000000000000000000	Settle Steer Settle Street	1 198 11 11 11 11 11 11 11 11 11 11 11 11 11	SETST- Store Contraction 10	800 1003 1	Stated seed and all all all all all all all all all al	8252556550050050558085288	22538.050.005.00588.0105225	18838048000008210801188
1++11111000000000000000000000000000000	000003%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%	9800 1 1880 1800 1 000 1000 1000 1000	10000000000000000000000000000000000000	PRoBoth Concession Concession	81388000458080000580381088019	8508053205800085385000588	10-0-000000000000000000000000000000000	20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			No.2012 offeren i floor	66 1 000 000 000 000 000 000 000 000 000	12	10 1 10 10 10 10 10 10 10 10 10 10 10 10	TB T T T T T T T T T T T T T T T T T T	The Battle Baccologia Che La		Storktich officer in the store of the	20.00000000000000000000000000000000000	280 2112 20 28 000 20 28 20 20 22 22 22 22 22 22 22 22 22 22 22	15-18686-1800000850 208138

APPENDIX-D: MORE INTERPRETATION OF TABLE 3

TABLE A.5

MORE INTERPRETATION OF TABLE-3



REFERENCES

- L. Yan, "A PCA-based PCM data analyzing method for diagnosing process failures," *IEEE Trans. Semiconduct. Manuf.*, vol. 19, no. 4, pp. 404–410, Nov. 2006.
- [2] Z. Qian, F. Siegelin, B. Tippelt, and S. Muller, "Localization and physical analysis of a complex SRAM failure in 90 nm technology," *Microelectron. Reliab.*, vol. 46, nos. 9–11, pp. 1558–1562, 2006.
- [3] C. Weber, "Yield learning and the sources of profitability in semiconductor manufacturing and process development," *IEEE Trans. Semiconduct. Manuf.*, vol. 17, no. 4, pp. 590–596, Nov. 2004.
- [4] K. R. Skinner, D. C. Montgomery, G. C. Runger, J. W. Fowler, D. R. McCarville, T. Reed Rhoads, and J. D. Stanley, "Multivariate statistical methods for modeling and analysis of wafer probe test data," *IEEE Trans. Semiconduct. Manuf.*, vol. 15, no. 4, pp. 523–530, Nov. 2002.
- [5] K. Imai and T. Kaga, "A novel filtering method to extract three critical yield loss components (gross, repeated, and random) FIMER," *IEEE Trans. Semiconduct. Manuf.*, vol. 13, no. 4, pp. 408–415, Nov. 2000.
- [6] J. Horan and C. Lyden, "Rapid IC performance yield and distribution prediction using a rotation of the circuit parameter principals components," *Microelectron. Reliab.*, vol. 38, no. 12, pp. 1913–1918, Dec. 1998.
- [7] D. A. White and D. Boning, "Spatial characterization of wafer state using principal component analysis of optical emission spectra in plasma etch," *IEEE Trans. Semiconduct. Manuf.*, vol. 10, no. 1, pp. 52–60, Feb. 1997.
- [8] T. Hamada and M. Sugimoto, "Application of a bitmap analysis system to the forefront of DRAM devices development," in *Proc. IEEE/SEMI Adv. Semiconductor Manuf. Conf.*, 1997, pp. 222–227.
- [9] R. S. Collica, J. P. Card, and W. Martin, "SRAM bitmap shape recognition and sorting using neural networks," *IEEE Trans. Semiconduct. Manuf.*, vol. 8, no. 3, pp. 326–332, Aug. 1995.
- [10] I. T. Jollife, Principal Component Analysis. New York: Springer-Verlag, 2002, ch. 1.
- [11] D. Y. Shee and G.-H. Tzeng, "The key dimensions of criteria for the evaluation of ISPs: An exploratory study," *J. Comput. Inform. Syst.*, vol. 42, no. 4, pp. 112–121, 2002.



Yeou-Lang Hsieh was born in Taiwan in 1973. He received the Bachelors degree in engineering science from National Cheng Kung University, Tainan City, Taiwan, in 1995, the Masters degree in electronic engineering from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1997, and the second Masters degree in management of technology from NCTU in 2005. He is currently pursuing the Ph.D. degree from the Institute of Management of Technology, NCTU.

He joined Taiwan Semiconductor Manufacturing Company (TSMC) as a Process Integration Engineer in 2000, and since 2004 has been a Principal Product Engineer. In this role, he took part in the Advanced Technology Yield Improvement Team. He is currently a Project Manager with the Customer Technical Supporting Division. During his position with TSMC, he has registered six U.S. patents for TSMC.



Gwo-Hshiung Tzeng (F'02) was born in Taiwan in 1943. He received the Bachelors degree in business management from the Tatung Institute of Technology, Taipei, Taiwan, in 1967, the Masters degree in urban planning from Chung Hsing University, Taichung, China, in 1971, and the Ph.D. degree in management science from Osaka University, Osaka, Japan, in 1977.

He was an Associate Professor with National Chiao Tung University, Hsinchu, Taiwan, from 1977 to 1981, a Research Associate with the Argonne

National Laboratory, Argonne, IL, from July 1981 to January 1982, a Visiting Professor with the Department of Civil Engineering, University of Maryland, College Park, from August 1989 to August 1990, a Visiting Professor with

the Department of Engineering and Economic System, Energy Modeling Forum, Stanford University, Stanford, CA, from August 1997 to August 1998, a Professor with Chaio Tung University from 1981 to 2003, and is currently a Chair Professor with the Institute of Management of Technology, National Chiao Tung University. His current research interests include statistics, multivariate analysis, network routing and scheduling, multiple criteria decision making, fuzzy theory, hierarchical structure analysis for applying to technology management, energy, environment, transportation systems, transportation investment, logistics, location, urban planning, tourism, technology management, electronic commerce, global supply chain, and so on.

Dr. Tzeng received the National Distinguished Chair Professor (highest honor offered by the Ministry of Education Affairs, Taiwan) and Distinguished Research Fellow (highest honor offered by NSC, Taiwan) in 2000. He got the Highly Cited Paper (March 13, 2009) ESI for "Compromise solution by MCDM methods: A comparative analysis of VIKOR and TOPSIS" as published in the European Journal of Operational Research in 2004, which has been recently identified by Thomson Reuters' Essential Science IndicatorsSM to be one of the most cited papers in the field of economics. He received the Pinnacle of Achievement Award of the World in 2005, the National Distinguished Chair Professor and Award (highest honor offered) from the Ministry of Education Affairs of Taiwan, the Distinguished Research Award thrice, and the Distinguished Research Fellow (highest honor offered) from the National Science Council of Taiwan twice. He organized a Taiwan Affiliate Chapter of the International Association of Energy Economics in 1984 and was the Chairman of the Tenth International Conference on Multiple Criteria Decision Making, Taipei, from July 19 to 24, 1992. He was the Co-Chairman of the 36th International Conference on Computers and Industrial Engineering, Taipei, from June 20 to 23, 2006. He was the Chairman of the International Summer School on Multiple Criteria Decision Making, Kainan University, Taiwan, from July 2 to 14, 2006. He is a member of IAEE, ISMCDM, World Transport, the Operations Research Society of Japan, the Society of Instrument and Control Engineers of Japan, the City Planning Institute of Japan, the Behaviormetric Society of Japan, the Japan Society for Fuzzy Theory and Systems, and is participating in many societies of Taiwan. He is the Editor-in-Chief of the International Journal of Operations Research, the International Journal of Information Systems for Logistics and Management, and others.



Grace Tyng-Ruu Lin received the Ph.D. degree from the Judge Business School of Cambridge University, Cambridge, U.K., in 2003.

She is currently an Associate Professor with the Institute of Management of Technology, National Chiao Tung University, Hsinchu, Taiwan. She has been published in the Journal of Business Ethics, Technology in Society, Developing Economies, Entrepreneurship and Regional Development, the Journal of Scientific and Industrial Research, the Journal of Global Business and Technology, Technovation,

and others. Her current research interests include innovation and technology management, strategic management, and marketing studies.



Hsiao-Cheng Yu received the Ph.D. degree from the School of Industrial and Systems Engineering, Georgia Institute of Technology, Atlanta, in 1981.

He is currently a Professor with the Institute of Management of Technology, National Chiao Tung University (NCTU), Hsinchu, Taiwan. Before joining NCTU, he was a Member of Technical Staff, AT&T Bell Laboratories, Murray Hill, NJ, from 1985 to 1992, and was a Consultant with Contel Information Systems, Great Neck, NY, from 1981 to 1985. His current research interests include telecom-

munications and broadcasting policies, entrepreneurship and venture capital, telecommunications technologies and service management, and trade skills and business paradigms in high-tech industries.