A study on low temperature transport properties of independent double-gated poly-Si nanowire transistors

This content has been downloaded from IOPscience. Please scroll down to see the full text. View [the table of contents for this issue](http://iopscience.iop.org/0957-4484/21/43), or go to the [journal homepage](http://iopscience.iop.org/0957-4484) for more 2010 Nanotechnology 21 435201 (http://iopscience.iop.org/0957-4484/21/43/435201)

Download details:

IP Address: 140.113.38.11 This content was downloaded on 25/04/2014 at 02:35

Please note that [terms and conditions apply.](iopscience.iop.org/page/terms)

Nanotechnology **21** (2010) 435201 (7pp) [doi:10.1088/0957-4484/21/43/435201](http://dx.doi.org/10.1088/0957-4484/21/43/435201)

A study on low temperature transport properties of independent double-gated poly-Si nanowire transistors

Wei-Chen Chen¹**, Horng-Chih Lin**¹**, Zer-Ming Lin**¹**, Chin-Tsai Hsu**² **and Tiao-Yuan Huang**¹

¹ Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, 300, Taiwan, Republic of China ² National Nano Device Laboratories, Hsinchu, 300, Taiwan, Republic of China

E-mail: hclin@faculty.nctu.edu.tw

Received 22 July 2010, in final form 10 September 2010 Published 29 September 2010 Online at stacks.iop.org/Nano/21/435201

Abstract

Employing mix-and-match lithography of I-line stepper and e-beam direct writing, independent double-gated poly-Si nanowire thin film transistors with channel lengths ranging from 70 nm to 5 *µ*m were fabricated and characterized. Electrical measurements performed under cryogenic ambient displayed intriguing characteristics in terms of length dependent abrupt switching behavior for one of the single-gated modes. Through simulation and experimental verification, the root cause for this phenomenon was identified to be the non-uniformly distributed dopants introduced by ion implantation.

(Some figures in this article are in colour only in the electronic version)

1. Introduction

To maintain the momentum of CMOS scaling, multiple-gated nanowire (NW) devices have been proposed as one of the most promising future transistor structures [\[1\]](#page-6-0), due to the better gate controllability to suppress short channel effects (SCE). Also their unique structure makes them suitable for many applications in nanoelectronics and optoelectronics [\[2,](#page-6-1) [3\]](#page-6-2). The paradigm shift creates wholy new concepts and perspectives on device physics, and possibilities that conventional planar counterparts have yet to offer. From a microscopic point of view, this kind of low-dimensional structure is suitable for studying quantum-mechanical effects. In particular, many reports have focused on the carrier transport properties in NW devices, for which well-established theories of three- or twodimensional materials are no longer appropriate. Quantum confinement, sub-band splitting, and surface and interface relaxation [\[4–6\]](#page-6-3), etc are among a plethora of effects that must be taken into account in order to correctly interpret the NW characteristics, including the unexpected increase of threshold voltage (V_{TH}) with reduced NW width [\[7\]](#page-7-0), the oscillation of drain current and mobility [\[5\]](#page-7-1), and the reduced Stark effect [\[8\]](#page-7-2). Recently, dopant distribution has been identified as another

major factor influencing the carrier conduction behavior in ultra-short NW devices [\[9\]](#page-7-3). In this paper, to investigate the underlying transport mechanism of our previously proposed independent double-gated NW polycrystalline silicon (poly-Si) thin film transistors [\[10\]](#page-7-4), devices with channel lengths (*L*) ranging from 70 nm to 5 μ m were fabricated and characterized using mix-and-match lithography of I-line stepper and e-beam direct writing methods. Electrical characterization performed in the temperature (T) range 300–78 K showed abnormal switching phenomena for one of the single-gated modes, with a very steep subthreshold swing (SS) that completely disappeared when altering the gate doping technique. It was also found that such a phenomenon is related to a number of structural parameters. A simple model based on the process of electron trapping and detrapping in the channel is proposed.

2. Device structures and fabrication

By cleverly forming a cavity on two sides of a nitride/Si/nitride stack through selective etching of the sandwiched Si, followed by refilling with an active layer, we previously demonstrated a novel and simple method for fabricating devices with decananometer NW dimensions using an optical I-line

Figure 1. Layout of the device fabricated using (a) I-line only and (b) mix-and-match between e-beam and I-line. *L* defines the channel length, which is greater than 0.4 μ m in (a) and smaller than 100 nm in (b).

Figure 2. Schematic process flow for the double-gated NW devices with long and short *L*. (a) First gate stack (100 nm *in situ* doped n⁺ poly) patterning. (b) Selective plasma etching of the first gate using chlorine (Cl_2) and sulfur hexafluoride (SF₆) gases. (c) First gate dielectric (15 nm TEOS oxide) and 100 nm amorphous Si layer deposition by LPCVD. (d) Recrystallization of amorphous Si performed at 600 ◦C for 24 h in N₂ ambient and S/D implantation by phosphorus with 5 × 10¹⁵ cm^{−2} dosage and 15 keV energy. (e) Definition of S/D and NW channels by Cl₂ dry etching. For long channel devices patterned by I-line, *L* is larger than 0.4 μ m; for short channel devices patterned by e-beam, *L* is smaller than 100 nm. (f) Second gate stack deposition (5 nm TEOS oxide and 100 nm implanted n⁺ poly) by LPCVD and patterning.

stepper [\[10,](#page-7-4) [11\]](#page-7-5). The layout and process flow are shown in figures [1\(](#page-2-0)a) and [2,](#page-2-1) respectively. To overcome the *L* limit set by the resolution of the I-line stepper, which is only $0.4 \mu m$, while maintaining a low cost approach, a slightly modified fabrication process, adding e-beam direct writing, was adopted in this study to achieve sub-100 nm *L*, with the layout given in figure $1(b)$ $1(b)$. It is worth mentioning that this new approach requires only one additional lithographic step, and can be easily integrated with the original version on the same wafer. In short, the new version is only different in the manner *L* is defined. That is, instead of directly forming source/drain (S/D) and the channels in a single step, in the newly proposed method, mesa-isolation of the active layer was first performed, followed by another patterning to simultaneously define S/D and the channels using e-beam writing, which in turn also determined *L*.

3. Electrical characteristics

Plane-view and cross-sectional transmission electron microscope (TEM) images of the fabricated device are shown in figures $3(a)$ $3(a)$ and (b), respectively. It can be seen from the planeview picture that the grain sizes of the first and second gates are quite different which can be ascribed to the difference in doping methods [\[12\]](#page-7-6). Namely, the first gate of larger grain size is of *in situ* doped n^+ poly-Si, while the second gate with smaller grain size is of implanted n^+ poly-Si. Note that the dielectrics for the first and second gates are 15 nm and 5 nm tetraethyl orthosilicate (TEOS) oxide, respectively, while the thickness of NW (or the width between the two gate dielectrics) is 23 nm.

Transfer characteristics as a function of *T* for a device with $L = 70$ nm are shown in figure [4.](#page-3-1) Because of the independent double-gated feature, there are three feasible

Figure 3. (a) Plane- and (b) cross-sectional view images of a fabricated device showing a 23 nm thick NW channel surrounded by the first and second gates. The marked grain size discrepancy between the first and second gates is a consequence of the different doping methods implemented: the first gate uses *in situ* doping while the second gate uses implantation.

Figure 4. Transfer characteristics as a function of temperature for a device with 70 nm channel length in (a) SG-1, (b) SG-2, and (c) DG modes. The behavior of the SG-1 mode is in accordance with the thermionic emission model while the SG-2 mode starts to exhibit a very steep SS when *T* is below 150 K. An abrupt increase of I_D for the DG mode at 100 and 78 K is caused by the channel controlled by the second gate.

operation modes, i.e., SG-1, SG-2, and DG. Specifically, SG-1 and SG-2 modes refer to, respectively, the scheme when the first or second gate serves as the driving gate with the other gate electrode grounded. While for DG mode the two gates are tied together to drive the device simultaneously. As compared with single-crystalline Si, carrier transport in poly-Si tends to experience additional scattering from trapping centers in the grain boundaries, resulting in carrier depletion and the formation of potential barriers that impede carrier motion from one grain to another [\[13\]](#page-7-7). Therefore, thermionic emission over these energy barriers is usually considered as the major conduction mechanism when dealing with poly-Si, and our recent simulation results have shown that thermionic conduction indeed describes the transfer and output characteristics of the proposed device well at room *T* [\[14\]](#page-7-8). This kind of thermally activated process also manifests itself in a way that the mobility and V_{TH} decrease and increase, respectively, as *T* is reduced [\[15,](#page-7-9) [16\]](#page-7-10). Transfer curves in the SG-1 mode, shown in figure $4(a)$ $4(a)$, are clearly consistent with the above statements. More importantly, an intriguing phenomenon is found in the SG-2 mode. As shown in figure $4(b)$ $4(b)$, V_{TH} depicts an unexpected drastic increase for *T* below 200 K. Moreover, the SG-2 mode displays a very abrupt turn-on phenomenon when T is lower than 150 K. Specifically, SS in the SG-2 mode is 3.4 mV*/*dec at 78 K and 4 mV*/*dec at 100 K. Finally for the DG mode, the contribution from the

Figure 5. (a) SS and (b) V_{TH} as a function of temperature for the three operating modes extracted from figure [4.](#page-3-1) SS of the SG-2 mode is 3.4 and 4 mV/dec at 78 K and 100 K, respectively. The ideal value of SS equal to ln $10 \times kT/q$ is also included for comparison in (a).

Figure 6. Transfer characteristics at 78 K showing the impact of *L* on determining the occurrence of steep SS. Contrary to conventional SCE theory, the subthreshold current is reduced as *L* is shortened.

channel controlled by the second gate also causes a sudden increase of I_D at 100 and 78 K. Extracted SS and V_{TH} as a function of T are shown in figures $5(a)$ $5(a)$ and (b), respectively. Note that V_{TH} is defined as the gate voltage when the drain current reaches 10 nA \times *W/L*, where *W* is the channel width. The ideal value of SS, which is equal to $\ln 10 \times kT/q$, where *k* is the Boltzmann constant and *q* the elemental charge, is also plotted for comparison. From figure $5(a)$ $5(a)$, at 100 and 78 K, SS of the SG-2 mode is already smaller than the ideal value, an indicator that conventional the drift–diffusion principle [\[17\]](#page-7-11) is no longer the dominant mechanism governing the transport behavior in these cases. On the other hand, as explained in [\[10\]](#page-7-4), operation in the SG-1 mode tends to exhibit higher V_{TH} than the SG-2 mode due to additional non-gated routes in the SG-1 mode at room temperature; however, the higher V_{TH} in the SG-2 mode over the SG-1 mode within the range of 200– 100 K, shown in figure [5\(](#page-4-0)b), implies that some implicit effects in the SG-2 mode may start to become prominent in the low *T* regime. Transfer curves at 78 K in figure [6](#page-4-1) reveal that the occurrence of this abrupt turn-on phenomenon has a strong dependency on *L* and is in stark contrast to the widely accepted theory concerning SCE; the subthreshold current is seen to decrease with reduced *L*. Since all of the aforementioned unconventional features are exclusively found in the SG-2

Figure 7. Schematic structures along the length direction showing the second-gate-controlled side of the channel for a device whose *L* is (a) long (*>*100 nm) and (b) short (*<*100 nm). Points A and C correspond to regions of the channel adjacent to S/D controlled by the locally thickened gate and point B to the middle of the channel. Because the thickness of the second gate is 100 nm, the part of the second gate between S/D is thicker in (b) than in (a).

mode, the following discussion will focus on the SG-2 mode unless otherwise specified.

4. Model establishment and discussion

A closer look at the process flow suggests this exclusivity is most likely caused by the different doping methods of the two gates. Namely, doping of the first gate was done by an *in situ* technique that adds phosphine to silane during the LPCVD (low pressure chemical vapor deposition) deposition of poly-Si, where a very uniform and heavy doping concentration throughout the whole first gate electrode is achieved. As for the second gate, dopants were introduced by phosphorus ion implantation at 15 keV with a 5×10^{15} cm⁻² dose. Taking into account the unique device structure measured in this paper, i.e., one with raised S/D, a schematic device structure along the *L* direction showing the second-gate-controlled side of the channel is depicted in figure $7(a)$ $7(a)$ for a long L (>100 nm) device and figure [7\(](#page-4-2)b) for a short *L* (*<*100 nm) device. For devices with *L* shorter than the thickness of the second gate (100 nm), the central part of the trench between S/D is filled with thicker poly-Si compared with those with *L* longer than 100 nm, based on the nature of LPCVD deposition. As a result, for a given implantation energy, the doping concentration is distributed in a manner such that the portion of the second gate farthest from the top surface (i.e., closest to the channel) is only lightly doped, as in figure [7\(](#page-4-2)b), compared with the much higher doping concentration, as shown in figure $7(a)$ $7(a)$.

Figure 8. Simulated dopant distribution in an implanted gate corresponding to a device with (a) $L = 2 \mu m$ and (b) $L = 70$ nm. It is observed that the bottom portion of the second gate has a much lower concentration in (b) than in (a).

Figure 9. Qualitative band diagrams for devices with long and short *L*. Points A, B, and C correspond to the regions labeled in figure [7.](#page-4-2) For a short *L* device, thermionic emission is the dominant transport mechanism, while both thermionic emission and tunneling should be considered for a long *L* device.

In figure [7,](#page-4-2) points A and C correspond to the regions of the channel adjacent to S/D controlled by the locally thickened gate, and point B to the middle of the channel. Since the second gate is thickest in the regions abutting S/D, the lightly doped area of the second gate spreads to a greater extent in the channel edge than the middle of the channel. The above proposition is clearly confirmed by the simulation results in figure [8.](#page-5-0)

This non-uniform dopant distribution then leads to variation in gate controllability along the channel, i.e., the gate to channel capacitance is highest in the middle of the channel and decreases toward the channel edge. In this respect, akin to [\[18\]](#page-7-12), the electrostatic potential along the channel exhibits two humps near S/D, as qualitatively depicted in figure [9.](#page-5-1) Due to the good step coverage offered by LPCVD, those segments of the second gate of a long *L* device making contact with the central channel are still heavily doped (figure $7(a)$ $7(a)$), giving the reason why the potential of the central channel is much lower in a long *L* device than in a short one, as shown in figure [9.](#page-5-1) Meanwhile, even though the potential barriers from the two humps are always present for all the characterized *L*, the barrier height of the humps is smaller in a long *L* device owing to the stronger gate fringing fields from the more heavily doped gate for a given second gate voltage. With this picture in mind, the behavior of the transfer characteristics with strong *L* dependency shown in figure [6](#page-4-1) becomes reasonable based on the model shown in figure [10.](#page-5-2) Before further discussion, it should be noted that the tunneling

Figure 10. Proposed model for the origin of the steep SS. (a) For a low second gate voltage ($V_{G2} = V_1$), after electron trapping in the channel (dashed line), the potential is raised from its original level (solid line), which deters further injection from the source. (b) For a larger second gate voltage ($V_{G2} = V_2$) which considerably reduces the barrier height at drain side, electrons are detrapped and flow to the drain, leading to a channel potential drop (dotted line) and an abrupt increase in drain current.

current in poly-Si is often assumed to have a minor contribution because in practical situations the thermionic emission current is always the preponderant component [\[13\]](#page-7-7). Nonetheless, tunneling should become appreciable at cryogenic ambient and in the scenario when the tunneling barrier is narrow enough.

For a short *L* device, the large barrier height of the humps and the high channel potential by virtue of lower second gate doping concentration render tunneling less likely to happen, and thermionic emission then assumes a major role even at low *T* . In this regard, as *T* is lowered, the thermionic emission current is gradually reduced, which in turn increases V_{TH} , and, because the barrier heights of the two humps are essentially independent of T , it is rational that below a certain T , when thermal energy is far smaller than the barrier height, the second gate voltage must be high enough $(V_{G2} = V_1)$ to reduce the barrier height at point A in figure [9](#page-5-1) to a extent that carriers are able to be thermally emitted from the source. Yet, instead of directly transporting to drain, carriers coming from the source to the channel will get trapped therein (in point B of figure [9\)](#page-5-1), raising the channel potential level and preventing further injection from the source, as illustrated in figure $10(a)$ $10(a)$. This scenario will persist until the barrier height present at point C is reduced significantly by a higher applied gate voltage $(V_{G2} = V_2 > V_1)$ for the trapped electrons to overcome the barrier with ease and be released to the drain. As a consequence, the channel potential is lowered suddenly and an

Figure 11. Transfer characteristics as a function of temperature for a device whose first and second gates are both *in situ* doped. Compared with figure [4\(](#page-3-1)b), the steep SS completely vanishes owing to the removal of barriers when very uniform doping concentration throughout the whole second gate electrode is achieved by *in situ* doping.

abrupt increase of drain current is observed (figure $10(b)$ $10(b)$). To further validate our argument, the elimination of the barriers is achieved by *in situ* doping both the first and second gates, and the characteristics in figure [11](#page-6-4) evidently corroborate the previous model that the implanted gate is indeed the culprit for the peculiar abrupt switching phenomenon.

With a long *L* device, the same theory still applies. As mentioned previously with respect to the channel potential profile, the potential difference between the central channel and the source is sufficiently small that tunneling through the barrier is possible besides thermionic emission. The critical *T* below which thermionic emission is no longer possible without strong gate-induced barrier reduction is supposed to be lower for a long *L* device thanks to its smaller magnitude of barrier height. It is then expected that thermionic emission and tunneling are both participating conduction mechanisms, explaining the larger subthreshold current for a long *L* device. Further lowering of the measurement *T* can help verify this statement by examining the evolution of mobility and V_{TH} with respect to *T* , based on the fact that the degree of *T* dependence of thermionic emission and tunneling is drastically different; that is, tunneling should have little temperature dependence as opposed to thermionic emission, which as its name suggests is strongly temperature dependent. Accurate modeling of the shape and magnitude of the barriers is of significance as well in distinguishing between the individual contribution from thermionic emission and tunneling processes, and is still under investigation owing to the complex structure of our proposed device. Nevertheless, the electron-trapping effect can also occur if *T* is low enough, so that an abrupt switching (e.g., see $L = 0.7 \mu m$ in figure [6\)](#page-4-1), though with a larger SS compared with a device with short *L*, is attained. Given that the dominant factor determining the occurrence of an abrupt transition lies in the barrier height present at S/D, the impact of the draininduced barrier lowering (DIBL) is investigated in figure [12.](#page-6-5) Consistent with the proposed model, the profound influence

Figure 12. Drain voltage dependent transfer characteristics suggest DIBL could eliminate the occurrence of steep SS, in agreement with the proposed model.

exerted by DIBL which lessens the barrier height at the source side with increasing drain bias is apparently demonstrated.

5. Conclusion

The origin of abrupt turn-on characteristics observed in an independent double-gate NW transistor at cryogenic ambient is comprehensively studied in this paper. It is found that the occurrence of this behavior is greatly influenced by *L*, *T* , and drain bias. A model taking into account the dopant distribution of an implanted gate is proposed to interpret our findings. It suggests that unintentionally formed barriers at the channel edge give rise to carrier-trapping effects until an adequately large gate voltage is applied to lower the magnitude of the barriers for the trapped electrons to flow to the drain. This kind of process-induced barrier is an attractive scheme to build single electron transistors with simple complementary metal– oxide–semiconductor (CMOS) compatible process flow, and with the aid of further surface engineering should help realize steep SS transistors at room temperature.

Acknowledgments

The authors would like to thank the staff at National Nano Device Laboratories (NDL) and Nano Facility Center (NFC) of NCTU for assistance in device fabrication, Professor Pei-Wen Li of National Central University for support of the cryogenic measurement utilities, and Professor Bing-Yue Tsui of NCTU for assistance in TEM characterization. This work was supported in part by the National Science Council under contract No. NSC 96-2221-E-009-212-MY3.

References

- [1] Yeo Y C 2008 *Short Course of Symp. VLSI-TSA*
- [2] Duan X, Huang Y, Wang J, Cui Y and Lieber C M 2001 *Nature* **[409](http://dx.doi.org/10.1038/35051047)** 66
- [3] Huang Y and Lieber C M 2004 *Pure Appl. Chem.* **76** [2051](http://dx.doi.org/10.1351/pac200476122051)
- [4] Colinge J P *et al* 2006 *IEEE Electron Device Lett.* **27** [120](http://dx.doi.org/10.1109/LED.2005.862691)
- [5] Rustagi S C, Singh N, Lim Y F, Zhang G, Wang S, Lo G Q, Balasubramanian N and Kwong D L 2007 *IEEE Electron Device Lett.* **28** [909](http://dx.doi.org/10.1109/LED.2007.904890)
- [6] Thelander C *et al* 2006 *Mater. Today* **9** [28](http://dx.doi.org/10.1016/S1369-7021(06)71651-0)
- [7] Majima H, Ishikuro H and Hiramoto T 2000 *IEEE Electron Device Lett.* **21** [396](http://dx.doi.org/10.1109/55.852962)
- [8] Mojica D C and Niquet Y M 2010 *Phys. Rev.* B **81** [195313](http://dx.doi.org/10.1103/PhysRevB.81.195313)
- [9] Wacquez R *et al* 2010 *Tech. Dig. Symp. VLSI Technol.* p 193
- [10] Lin H C, Chen W C, Lin C D and Huang T Y 2009 *IEEE Electron Device Lett.* **30** [644](http://dx.doi.org/10.1109/LED.2009.2018493)
- [11] Chen W C, Lin H C, Chang Y C, Lin C D and Huang T Y 2010 *IEEE Trans. Electron Devices* **57** [1608](http://dx.doi.org/10.1109/TED.2010.2049227)
- [12] Falckenberg R, Doering E and Oppolzer H 1979 *Proc. Electrochem. Soc. Mtg* p 1492
- [13] Seto J Y W 1975 *J. Appl. Phys.* **46** [5247](http://dx.doi.org/10.1063/1.321593)
- [14] Lin Z M, Lin H C, Chen W C and Huang T Y 2010 *Appl. Phys. Lett.* **96** [072108](http://dx.doi.org/10.1063/1.3327336)
- [15] Puigdollers J, Dosev D, Orpella A, Voz C, Peiro D, Bertomeu J, Marsal L F, Pallares J, Andreu J and Alcubilla R 2000 *Mater. Sci. Eng.* B **[69/70](http://dx.doi.org/10.1016/S0921-5107(99)00252-4)** 526
- [16] Puigdollers J, Orpella A, Dosev D, Voz C, Peiro D, Pallares J, Marsal L F, Bertomeu J, Andreu J and Alcubilla R 2000 *J. Non-Cryst. Solids* **[266–269](http://dx.doi.org/10.1016/S0022-3093(99)00942-4)** 1304
- [17] Taur Y and Ning T H 1998 *Fundamentals of Modern VLSI Devices* (Cambridge: Cambridge University Press)
- [18] Boeuf F, Jehl X, Sanquer M and Skotnicki T 2003 *IEEE Trans. Nanotechnol.* **2** [144](http://dx.doi.org/10.1109/TNANO.2003.817230)