

# High-Reliability Dynamic-Threshold Source-Side Injection for 2-Bit/Cell With MLC Operation of Wrapped Select-Gate SONOS in NOR-Type Flash Memory

Kuan-Ti Wang, Tien-Sheng Chao, *Senior Member, IEEE*, Woei-Cherng Wu, Wen-Luh Yang, Chien-Hsing Lee, Tsung-Min Hsieh, Jhyy-Cheng Liou, Shen-De Wang, Tzu-Ping Chen, Chien-Hung Chen, Chih-Hung Lin, and Hwi-Huang Chen

**Abstract**—For the first time, a high-performance ( $\tau_{\text{PGM}} = 200 \text{ ns}/\tau_{\text{ERS}} = 5 \text{ ms}$ ) cell with superior reliability characteristics is demonstrated in a NOR-type architecture, using dynamic-threshold source-side injection (DTSSI) in a wrapped select-gate silicon–oxide–nitride–oxide–silicon memory device, with multilevel and 2-bit/cell operation. Using DTSSI enables easy extraction of the multilevel states with a tight  $V_{\text{TH}}$  distribution, a nearly negligible second-bit effect, superior endurance characteristics, and good data retention.

**Index Terms**—Flash memory, multilevel states in a cell (MLC), NOR, silicon–oxide–nitride–oxide–silicon (SONOS).

## I. INTRODUCTION

THE silicon–oxide–nitride–oxide–silicon (SONOS) memory device has become one of the most popular candidates for replacement of conventional floating-gate memory when shrinking the tunneling-oxide thickness to 5 nm [1], [2]. One of the reasons is that the density of such Flash memory devices can be doubled without increasing the die size, which is a phenomenon known as 2-bit/cell operation [3], [4], under separated storage characteristics. Bit-1 and bit-2 can then be read out using the highly reliable reverse-read scheme [5].

Similar to 2-bit/cell operation, multilevel states in a cell (MLC) is another attractive approach for achieving high-density application in a Flash memory device [6], [7]. MLC operation entails construction of different levels of charge in the nitride trapping layer of a SONOS device. The different

combination of charge states is then identified using a highly reliable method for distinguishing between each level of charge. However, owing to the larger sensor margin requirements required to precisely distinguish different charge levels, channel hot-electron injection with lower programming efficiency is not suitable for MLC operation due to its relatively high power consumption. In this brief, 2-bit/cell operation with MLC in a wrapped select-gate polysilicon–oxide–nitride–oxide–silicon (WSG-SONOS) memory is carried out using dynamic-threshold source-side injection (DTSSI) [8]. A fast programming speed with quite low power consumption was easily achieved for highly reliable 2-bit/cell with MLC in a WSG-SONOS memory device for a NOR-type array.

## II. EXPERIMENTS

Fig. 1 shows a cross section of the WSG-SONOS memory with 2-bit/cell operation in a NOR-type architecture. The equilibrium cell size is  $3.5 \text{ F}^2$  for each bit, and  $0.18\text{-}\mu\text{m}$  ground rule technology was used to fabricate the device. The channel length of the word gate is  $0.65 \text{ F}$ , which is defined by the distance between the select gate and the drain/source region. The channel length and width of the embedded MOSFET with *in situ*  $\text{n}^+$ -doped poly-Si select gate are 1 and 2 F, respectively. To execute DTSSI in a WSG-SONOS memory device, the select gate wrapped around the oxide/nitride/oxide layers is electrically tied to the p-well during programming. Additionally, the clear 2-bit/cell and multilevel operation schemes of the WSG-SONOS memory with DTSSI are also displayed in Fig. 1. Erasing and reading techniques were performed by band-to-band hot-hole injection and reverse read, respectively.

In this device, the thickness values of the blocking oxide/silicon nitride/tunneling oxide layers are 10.0, 8.0, and 5.0 nm, respectively, and the distance between the nitride trapping layer and select gate is 15 nm induced by the higher thermal growth rate on the side wall of the polysilicon select gate than on the single-crystal silicon [9]. As a result, the two physical bits can be separated by the embedded MOSFET structure of the WSG-SONOS memory in the NOR-type array, resulting in a better second-bit effect using the reverse-read scheme in a very short WSG-SONOS memory device.

Manuscript received February 4, 2010; revised May 28, 2010; accepted June 14, 2010. Date of publication July 15, 2010; date of current version August 20, 2010. This work was supported in part by the Ministry of Education and National Science Council, Taiwan, under Contract NSC-97-2221-E-009-152-MY3. The review of this brief was arranged by Editor S. Deleonibus.

K.-T. Wang, T.-S. Chao, and W.-C. Wu are with the Department of Electrophysics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: tschao@mail.nctu.edu.tw).


W.-L. Yang is with the Department of Electronic Engineering, Feng Chia University, Taichung 407, Taiwan.

C.-H. Lee, T.-M. Hsieh, and J.-C. Liou are with Solid State System Co., Ltd., Hsinchu 302, Taiwan.

S.-D. Wang, T.-P. Chen, C.-H. Chen, C.-H. Lin, and H.-H. Chen are with the Special Technology Division, United Microelectronics Corporation, Hsinchu 300, Taiwan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2010.2054530



Multi-level states:		"10" state	"01" state	"00" state			
DT-Mode:		$V_{WL}=9V$	$V_{WL}=10V$	$V_{WL}=11V$			
Bit-1 operation	Mode	Time	$V_{WL}$	$V_D$	$V_S$	$V_{SG}$	$V_{well}$
Program	DT	200ns	9~11V	4V	0V	0.45V	0.45V
Erase	BTBT	5ms	-4V	6V	0V	0V	0V
Read	Reverse	Sweep time	Sweep 0-8V	1.8V	0V	1.6V	0V

Fig. 1. Cross-sectional scheme of a 2-bit/cell WSG-SONOS memory device in DT mode. DTSSi is used to electrically tie the select gate to the p-well. The two physical bits are separated by the embedded MOSFET.

### III. RESULTS AND DISCUSSIONS

Fig. 1 shows the operation scheme of the WSG-SONOS memory programmed by the DTSSi (DT mode) method. To realize high-performance multilevel operations with the WSG-SONOS memory, the select gate was electrically tied to the p-well in DT mode. The "10," "01," and "00" states ( $V_{TH}$  shift more than 1, 2, and 3 V) can thus easily be obtained. Here, the constant sensing current method ( $I_{PGM} = 0.1 \mu A$ ) was used in reverse-read mode ( $V_{BL} = 1.8 V$  and  $V_{SG} = 1.6 V$ ) to distinguish between each state, and the "11" state was defined as the initial state in our memory devices [10], [11].

Fig. 2 shows the endurance characteristics of the WSG-SONOS memory with multilevel application under DT and normal modes, respectively. The normal mode here is used to demonstrate the WSG-SONOS device operated in the traditional source-side injection method without connecting the well and the select gate. The multilevel states are programmed at the same  $V_{WL} = 9, 10, \text{ and } 11 V$  in both modes with different programming times for DT mode ( $\tau_{PGM} = 200 \text{ ns}$ ) and normal mode ( $\tau_{PGM} = 1 \mu s$ ). In this cycling test, the bit line and select gate were biased at 4 and 0.45 V, respectively. Furthermore, an erasing time of 5 ms using band-to-band hot holes was selected for the recombination process with the word line and bit line biased at  $-4$  and  $6 V$ , respectively. The results demonstrate that the sensing margin between each bit can still remain highly accurate with almost no  $V_{TH}$  variation even after  $10^4$  program/erase (P/E) cycles.

The data retention characteristics of the WSG-SONOS with different multilevel states after  $10^4$  P/E cycles and unicycle test with  $125^\circ C$  and  $250^\circ C$  baking temperatures are observed in




Fig. 2. Endurance characteristics across different multilevel states of the WSG-SONOS memory for DT and normal modes with the same  $V_{WL}$ ,  $V_{BL}$ , and  $V_{SG}$ , respectively.





Fig. 3. Data retention characteristics for different multilevel states obtained from the WSG-SONOS memory (a) after  $10^4$  P/E cycles and (b) at low/high baking temperature  $125^\circ C/250^\circ C$ , respectively.

Fig. 3(a) and (b), respectively. Due to the spatial distribution mismatch of carrier types, the lateral migration and redistribution of both electrons and holes would degrade the sensing margin through long retention time [12]. In addition, to exclude the defect annealing effect, the lower bake temperature at  $125^\circ C$  was applied.  $V_t$  is almost stable, which implies a high quality of our tunneling oxide with few interface charging in our device. It is also obvious that  $V_t$  variations saturate in both bake temperatures even after long bake time. The higher baking temperature




Fig. 4. Superior second-bit effect characteristics of WSG-SONOS memory for different multilevel states programmed using DT mode.

exhibit the larger  $V_t$  variations, which demonstrates that the higher thermal temperature increases the activation energy of the trapping charges in the silicon nitride and accelerates these high-energy electrons tunnel out from the trapping center or migrates and redistributes in the nitride trapping layer, resulting in variations in the threshold voltage for each multilevel state [13]. Fortunately, the memory window is preserved, remaining large enough to enable highly reliable distinguishing of the different states in the WSG-SONOS memory device with such a nonideal charge loss effect.

Crosstalk immunity can easily be obtained between the two physical bits for different multilevel states in the WSG-SONOS memory under reverse-read mode, as shown in Fig. 4. The bit-1 (neighboring the drain side, as indicated in Fig. 1) of the horizontal axis was programmed to different multilevel states (“10,” “01,” and “00” states) in DT mode, whereas bit-2 was kept in various multilevel states. In our device, when using  $V_{BL} = 1.8$  V and  $V_{SG} = 1.6$  V to discriminate the exact multilevel states, there is almost no crosstalk between these two bits in the WSG-SONOS memory. The results show that the storage characteristics of these two physical bits in a cell can reliably be distinguished. Briefly, the bit-line and select-gate biases should be optimized to avoid serious short-channel effects in a very short channel WSG-SONOS device, and then, a highly reliable multilevel with 2-bit/cell operation in DT mode can be achieved in a scaled-down WSG-SONOS memory cell.

In sum, the real sensing margins of our exemplary array for multilevel with 2-bit/cell operations under DT mode with nonideal reliability issues can then be preliminary estimated, as summarized in Fig. 5. The sensing margin of more than 0.45 V could still be maintained in our device through accelerated reliability tests. The results demonstrate that the WSG-SONOS device in a NOR-type array simultaneously achieves superior performance with high reliability for 2-bit/cell and multilevel applications using DTSSI.

#### IV. CONCLUSION

A novel high-performance DTSSI in WSG-SONOS memory with reliable multilevel application for 2-bit/cell operations has successfully been demonstrated in this brief. We obtained highly reliable multilevel operation using DTSSI to program




Fig. 5. Estimation of the sensing margin for multilevel operation of WSG-SONOS memory with nonideal reliability effects in a NOR array.

our WSG-SONOS memory. The greater noise margin between each multilevel state provides higher flexibility for sensor amplification in circuit design and indicates the high potential of the WSG-SONOS memory programmed with DTSSI for high-reliability Flash applications in the future.

#### ACKNOWLEDGMENT

The authors would like to thank Solid State System Co., Ltd. and United Microelectronics Corporation for providing samples.

#### REFERENCES

- [1] H. T. Lue, S. Y. Wang, E. K. Lai, Y. H. Shih, S. C. Lai, L. W. Yang, K. C. Chen, J. Ku, K. Y. Hsieh, R. Liu, and C. Y. Lu, “BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability,” in *IEDM Tech. Dig.*, 2005, pp. 547–550.
- [2] H. T. Lue, S. Y. Wang, E. K. La, K. Y. Hsieh, R. Liu, and C. Y. Lu, “A BE-SONOS (bandgap engineered SONOS) NAND for post-floating gate era Flash memory,” in *VLSI Symp. Tech. Dig.*, 2007, pp. 1–2.
- [3] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, “NR0M: A novel localized trapping, 2-bit nonvolatile memory cell,” *IEEE Electron Device Lett.*, vol. 21, no. 11, pp. 543–545, Nov. 2000.
- [4] Y. W. Chang, T. C. Lu, S. Pan, and C. Y. Lu, “Modeling for the 2nd-bit effect of a nitride-based trapping storage Flash EEPROM cell under two-bit operation,” *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 95–97, Feb. 2004.
- [5] H. T. Lue, T. H. Hsu, M. T. Wu, K. Y. Hsieh, R. Liu, and C. Y. Lu, “Studies of the reverse read method and second-bit effect of 2-bit/cell nitride-trapping device by quasi-two-dimensional model,” *IEEE Trans. Electron Devices*, vol. 53, no. 1, pp. 119–125, Jan. 2006.
- [6] Z. L. Huo, J. K. Yang, S. H. Lim, S. J. Baik, J. Lee, J. H. Han, I. S. Yeo, U. I. Chung, J. T. Moon, and B. I. Ryu, “Band engineered charge trap layer for highly reliable MLC Flash memory,” in *VLSI Symp. Tech. Dig.*, 2007, pp. 138–139.
- [7] M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, “A multilevel-cell 32 Mb Flash memory,” in *Proc. IEEE Solid-State Circuit Conf., Tech. Dig.*, 1995, pp. 132–133.
- [8] K. T. Wang, T. S. Chao, W. C. Wu, T. Y. Chiang, Y. H. Wu, W. L. Yang, C. H. Lee, T. M. Hsieh, J. C. Liou, S. D. Wang, T. P. Chen, C. H. Chen, C. H. Lin, and H. H. Chen, “High-speed multilevel wrapped-select-gate SONOS memory using a novel dynamic threshold source-side-injection (DTSSI) programming method,” *IEEE Electron Device Lett.*, vol. 30, no. 6, pp. 659–661, Jun. 2009.
- [9] K. T. Wang, T. S. Chao, W. C. Wu, and C. S. Lai, “The polarity dependence of ONO thickness for wrapped-select-gate (WSG) SONOS memory,” in *Proc. IEEE MTTT*, 2007, pp. 51–54.
- [10] W. C. Wu, T. S. Chao, W. C. Peng, W. L. Yang, J. C. Wang, J. H. Chen, C. S. Lai, T. Y. Yang, C. H. Lee, T. M. Hsieh, and J. C. Liou,

"Highly reliable multilevel and 2-bit/cell operation of wrapped select gate (WSG) SONOS memory," *IEEE Electron Device Lett.*, vol. 28, no. 3, pp. 214–216, Mar. 2007.

- [11] W. C. Wu, T. S. Chao, W. C. Peng, W. L. Yang, J. H. Chen, M. W. Ma, C. S. Lai, T. Y. Yang, C. H. Lee, T. M. Hsieh, J. C. Liou, T. P. Chen, C. H. Chen, C. H. Lin, H. H. Chen, and J. Ko, "Optimized ONO thickness for multi-level and 2-bit/cell operation for wrapped select-gate (WSG) SONOS memory," *Semicond. Sci. Technol.*, vol. 23, no. 1, p. 015004, Jan. 2008.
- [12] A. Furnemont, M. Rosmeulen, K. V. Zanden, J. V. Houdt, K. D. Meyer, and H. Maes, "Root cause of charge loss in a nitride-based localized trapping memory cell," *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1351–1359, Jun. 2007.
- [13] Y. Yang and M. H. White, "Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures," *Solid State Electron.*, vol. 44, no. 6, pp. 949–958, Jun. 2000.



**Kuan-Ti Wang** was born in Kaohsiung, Taiwan, in 1983. He received the B.S. degree in electronics engineering from Chang Gung University, Gueishan, Taiwan, in 2006. He is currently working toward the Ph.D. degree with the Department of Electrophysics, National Chiao Tung University, Hsinchu, Taiwan.

His research interests include dynamic-threshold MOSFET, metal-gate/high- $k$  technology, and non-volatile Flash memories.



**Tien-Sheng Chao** (SM'01) was born in Penghu, Taiwan, in 1963. He received the Ph.D. degree in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1992.

He joined the National Nano Device Laboratories (NDL) as an Associate Researcher in July 1992 and became a Researcher in 1996. He was engaged in developing thin dielectric preparations, cleaning processes, and CMOS device fabrication. Then, he joined the Department of Electrophysics, National Chiao Tung University, in 2001 and became a Professor in 2002. He acted as the Vice Director of NDL from January 2002 to July 2004. He has published more than 160 papers in his research field.

He has published more than 160 papers in his research field.



**Woei-Cherng Wu** was born in Taipei, Taiwan, on December 26, 1978. He received the B.S. and M.S. degrees in electronics engineering from Chang Gung University, Gueishan, Taiwan, in 2002 and 2004, respectively, and the Ph.D. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2008.

He is currently working on the research and design of 32-nm node SRAM technology. His research interest focuses on the study of semiconductor device physics, including high- $k$  gate dielectrics and non-volatile Flash memories.



**Wen-Luh Yang** was born in Taichung, Taiwan, on May 5, 1961. He received the B.S., M.S., and Ph.D. degrees in electronics from National Chiao Tung University, Hsinchu, Taiwan, in 1983, 1987, and 1992, respectively.

In 1993, he joined the faculty of Feng Chia University, Taichung, as an Associate Professor with the Department of Electrical Engineering. From 2000 to 2004, he was a Professor and the Chairman of the Department of Electronic Engineering. From 2004 to 2006, he was an Associate Dean of the College of

Information and Electrical Engineering, the Chairman of the Honor Program of Information and Electrical Engineering, the Director of the Master Program of the Extended Education, and the Chief Executive Officer of the Master Program of Industrial R&D. He is currently a Professor with the Department of Electronic Engineering. He is interested in Flash (SONOS), metal silicides, Cu and low- $k$  dielectric multilevel interconnections, and bioelectronics. He is an Independent Director of Solid State System Co., Ltd. (Flash Disk Innovators) and is an Advisory Counselor of ANOVA Technology Co., Ltd.

**Chien-Hsing Lee**, photograph and biography not available at the time of publication.

**Tsung-Min Hsieh**, photograph and biography not available at the time of publication.

**Jhyh-Cheng Liou**, photograph and biography not available at the time of publication.

**Shen-De Wang**, photograph and biography not available at the time of publication.

**Tzu-Ping Chen**, photograph and biography not available at the time of publication.

**Chien-Hung Chen**, photograph and biography not available at the time of publication.

**Chih-Hung Lin**, photograph and biography not available at the time of publication.

**Hwi-Huang Chen**, photograph and biography not available at the time of publication.