# Ultralow-Power Ni/GeO/STO/TaN Resistive Switching Memory

C. H. Cheng, Albert Chin, and F. S. Yeh

Abstract—Using novel stacked covalent-bond-dielectric GeO<sub>x</sub> (GeO) on metal-oxide SrTiO<sub>3</sub> to form a cost-effective Ni/GeO/SrTiO/TaN resistive switching memory, an ultralow set power of small 4  $\mu$ W (3.5  $\mu$ A at 1.1 V), a reset power of 16 pW (0.12 nA at 0.13 V), and a large 10<sup>6</sup> memory window for 10<sup>5</sup>-s retention at 85 °C are realized for the first time. A positive temperature coefficient is measured at low-resistance state and different from the metallic filament in metal-oxide resistive random access memory.

*Index Terms*—GeO<sub>2</sub>, resistive random access memory (RRAM), SrTiO<sub>3</sub> (STO).

## I. INTRODUCTION

LTHOUGH the charge-trapping Flash (CTF) nonvolatile memory [1], [2] provides better scalability than a poly-Si floating-gate Flash device, the degraded retention at a highly scaled cell size is the fundamental challenge according to the *International Technology Roadmap for Semiconductors* [1]. The cross-point resistive random access memory (RRAM) [3]–[13] shows high potential for downscaling beyond metal–oxide–nitride–oxide–semiconductor CTF; unfortunately, the high set and reset currents are the basic limitation for high-density and low-power operation. Moreover, for array operation and vertical 3-D stacking, the small-size diode-driven RRAM is preferred [4] to one-transistor–oneresistance structure, but the conventional diode-driven unipolar RRAM suffered even higher power consumption from forming and reset operations.

To address these issues, we report a novel ultralow-power RRAM device with only  $4-\mu$ W setting power, an ultralow reset power of 16 pW, and excellent retention window at 85 °C. Such record high performances were achieved using covalent-bond dielectric/metal oxide of GeO<sub>x</sub>/SrTiO<sub>3</sub> (GeO/STO) with a negative temperature coefficient (TC) at low-resistance state (LRS) that is quite different from the positive TC and metallic filament in metal-oxide RRAM [3].

A. Chin is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: albert\_achin@hotmail.com).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2010.2055828



Fig. 1. Swept I-V curves of a conventional Ni/STO/TaN RRAM. The arrows indicate the bias sweeping direction.

# **II. EXPERIMENTAL PROCEDURE**

The RRAM devices were fabricated on standard Si wafers. To permit VLSI backend integration, the process began with a 200-nm-thick SiO<sub>2</sub> layer on Si substrates. Then, 100-nm TaN was deposited by physical vapor deposition (PVD). After patterning the bottom TaN electrode, 12-nm-thick SrTiO<sub>3</sub> (STO) films with different Ar/O<sub>2</sub> ratios of STO41 (Ar/O = 4/1) or STO51 (Ar/O = 5/1) were deposited on TaN/SiO<sub>2</sub>/Si using PVD. After that, 8-nm-thick GeO<sub>2</sub> was deposited. Finally, 25-nm-thick Ni was deposited and patterned as top electrode by a metal mask with an area of 11 300  $\mu$ m<sup>2</sup>. For comparison, a Ni/STO/TaN device was also made. Here, the Ni provides a low-cost solution for high-work-function (5.1 eV) electrode, which has been implemented by high- $\kappa$  DRAM capacitors [14].

# III. RESULTS AND DISCUSSION

Fig. 1 shows the swept I-V curves of control Ni/STO/TaN RRAM. Good bipolar resistive switching characteristics were measured, where a large resistance window of  $10^3$  at -0.2 V is obtained. However, the very high 0.3-mA set current at -2 V is the basic limitation for the conventional STO RRAM.

To improve the device characteristics, the stacked Ni/GeO/STO/TaN RRAM devices were formed. As shown in Fig. 2(a), a very low self-compliance set current of 3.5  $\mu$ A at -1.1 V (4  $\mu$ W) and a large resistance window are reached at -0.2 V readout. The device can be reset from LRS to high-resistance state (HRS) at a very low voltage of only 0.13 V with an ultralow reset current of 0.12 nA (16 pW) that can be driven by a diode at reverse bias. The resistance window

Manuscript received June 4, 2010; revised June 21, 2010; accepted June 22, 2010. Date of publication August 9, 2010; date of current version August 25, 2010. This work was supported by the National Science Council of Taiwan. The review of this letter was arranged by Editor S. Kawamura.

C. H. Cheng and F. S. Yeh are with the Department of Electronics Engineering and the Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 300, Taiwa (e-mail: feldcheng@hotmail.tw; fsyeh@ee.nthu.edu.tw).



Fig. 2. (a) Swept I-V curves of stacked Ni/GeO/STO/TaN RRAM devices with different oxygen-concentration STOs (STO41 and STO51). (b)  $V_{\rm SET}$  and  $V_{\rm RESET}$  distributions of RRAM devices. The inset shows the  $I_{\rm SET}$  and  $I_{\rm RESET}$  distributions.

depends strongly on the deposition condition: Even larger HRS/LRS of  $3 \times 10^6$  is obtained under oxygen-deficient STO (STO51). This result indicates that the oxygen concentration in STO plays an important role in stacked GeO/STO RRAM. It is important to notice that this novel RRAM is different from the conventional unipolar mode that is also obtainable in the same device, as shown in Fig. 2(a), under a 3-V forming process and 1-mA current compliance. However, the high set current and high current compliance require a large size transistor to drive this unipolar mode RRAM. Although detailed mechanism of asymmetry in the I-V curve at |V| < 0.1 V is still under study, it may be related to the higher resistance by electron injection from TaN before completely resetting to HRS. The stacked Ni/GeO/STO/TaN RRAM devices have tight set/reset voltage distributions from cycle-to-cycle and device-to-device measurements shown in Fig. 2(b), which may be due to the hopping conduction explained in the following section. The stable set/reset current distributions in the inset of Fig. 2(b) is ascribed to the self-compliance property and hopping mechanism explained in the following sections.

To analyze the record lowest switching power, the temperature-dependent I-V characteristics were measured at both HRS and LRS. As shown in Fig. 3, the very small HRS current fits well the Schottky emission via high-work-function



Fig. 3. I-V curves of HRS and LRS by fitting with Schottky emission and ohmic conduction mechanism, respectively.



Fig. 4. (a) Retention performance of Ni/GeO/STO/TaN RRAM devices. (b) LRS resistance as a function of temperature. The inset shows the energy band diagram and hopping conduction via GeO/STO.

Ni electrode and similar to MIM capacitors used for low leakage DRAM [14]. The current conduction at LRS follows the ohmic law, where current variation by trapping and detrapping is found and becomes more significant at higher temperatures.

The retention characteristics at 85 °C are shown in Fig. 4(a). A large memory window of  $1 \times 10^6$  is measured for  $10^5$ -s

Dielectric	Nb:STO	Cu-MoO <sub>X</sub>	Al/PCMO	NiO	GeO/STO
	[7]	[8]	[9]	[4]	(This work)
T/B Electrode	Pt/Pt	Pt/Cu	Pt/W	Au/n-Si	Ni/TaN
I <sub>SET</sub>	10mA	100mA	-1mA	0.6mA	-3.5uA
@ V <sub>SET</sub>	@1V	@2V	@-3V	@3.9V	@-1.1V
I <sub>RESET</sub> @ V <sub>RESET</sub>	-10mA @-3V	-80mA @-1.5V	1uA @3V	5mA @1.4V	0.12nA @0.13V
On/Off Ratio	~10 <sup>2</sup>	15x	>10 <sup>2</sup>	$\sim 2 \times 10^2$	>10 <sup>5</sup>
Retention	2x10 <sup>6</sup> @125°C	10 <sup>5</sup> @85°C	10 <sup>5</sup> @125°C	_	10 <sup>5</sup> @85°C
Power <sub>SET</sub> , <sub>RESET</sub>	10, 30mW	200, 120mW	3mW, 3uW	_	4uW, 16pW

TABLE I Comparison of Device Integrity Data for Various RRAM Devices

retention at 85 °C. To further understand the potential mechanism, we have plotted the measured temperature-dependent resistance at LRS. As shown in Fig. 4(b), a negative TC is measured up to 150 °C and opposite to the positive TC in conventional metal-oxide RRAM [3]. Moreover, small SET/RESET currents are also obtained in the Ni/GeO/TaN RRAM device, where no metallic filament can be formed in covalent-bond GeO. This also supports the different conduction mechanisms from the conventional metallic filament. An activation energy of 0.35 eV is close to that of negative TC in highly defective Si ruled by hopping conduction [15], which suggests LRS mechanism to be related by hopping via defects in GeO/STO (inset). Since an improved device performance was reached at oxygendeficient STO shown in Fig. 2(a), the main defects may be due to the positively charged oxygen vacancies [13]. Such weakly linked hopping conduction can be easily broken by injected electrons under a small voltage and leads to HRS, which is quite different from the large power to disrupt the metallic filament in metal-oxide RRAM. The hopping conduction also provides a large resistance [15] to reach a small self-compliance set current that is quite different from the large leakage current in conventional RRAM ruled by metallic filament.

Table I compares various RRAM devices. Our devices have merits of the lowest switching power and largest retention window (>  $10^5$ ) for multilevel cell.

#### **IV. CONCLUSION**

A low-cost covalent-bond-dielectric/metal-oxide Ni/GeO/ STO/TaN RRAM has shown an excellent performance of ultralow 4- $\mu$ W set and 16-pW reset power, and a large 10<sup>6</sup> memory window for 10<sup>5</sup>-s retention at 85 °C, with small 4 $F^2$  size, capable of 3-D integration and simple process, and useful for embedded and stand-alone function.

## REFERENCES

- International Technology Roadmap for Semiconductors (ITRS), 2009.
  [Online]. Available: www.itrs.net
- [2] S. H. Lin, A. Chin, F. S. Yeh, and S. P. McAlister, "Good 150 °C retention and fast erase charge-trapping-engineered memory with scaled Si<sub>3</sub>N<sub>4</sub>," in *IEDM Tech. Dig.*, 2008, pp. 843–846.
- [3] U. Russo, D. Ielmini, C. Cagli, A. L. Lacaita, S. Spiga, C. Wiemer, M. Perego, and M. Fanciulli, "Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM," in *IEDM Tech. Dig.*, 2007, pp. 775–778.
- [4] H. S. Yoon, I. G. Baek, J. Zhao, H. Sim, M. Y. Park, H. Lee, G. H. Oh, J. C. Shin, I. S. Yeo, and U. I. Chung, "Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications," in VLSI Symp. Tech. Dig., 2009, pp. 26–27.
- [5] X. Sun, B. Sun, L. Liu, N. Xu, X. Liu, R. Han, J. Kang, G. Xiong, and T. P. Ma, "Resistive switching in CeO<sub>x</sub> films for nonvolatile memory application," *IEEE Electron Device Lett.*, vol. 30, no. 4, pp. 334–336, Apr. 2009.
- [6] Q. Liu, S. Long, W. Wang, Q. Zuo, S. Zhang, J. Chen, and M. Liu, "Improvement of resistive switching properties in ZrO<sub>2</sub>-based ReRAM with implanted ions," *IEEE Electron Device Lett.*, vol. 30, no. 12, pp. 1335–1337, Dec. 2009.
- [7] H. Sim, H. Choi, D. Lee, M. Chang, D. Choi, Y. Son, E. Lee, W. Kim, Y. Park, I. Yoo, and H. Hwang, "Excellent resistance switching characteristics of Pt/SrTiO<sub>3</sub> Schottky junction for multi-bit nonvolatile memory application," in *IEDM Tech. Dig.*, 2005, pp. 777–780.
- [8] D. Lee, D. J. Seong, H. J. Choi, I. Jo, R. Dong, W. Xiang, S. Oh, M. Pyun, S. O. Seo, S. Heo, M. Jo, D. K. Hwang, H. K. Park, M. Chang, M. Hasan, and H. Hwang, "Excellent uniformity and reproducible resistance switching characteristics of doped binary metal oxides for non-volatile resistance memory applications," in *IEDM Tech. Dig.*, 2006, pp. 797–800.
- [9] D. J. Seong, J. Park, N. Lee, M. Hasan, S. Jung, H. Choi, J. Lee, M. Jo, W. Lee, S. Park, S. Kim, Y. H. Jang, Y. Lee, M. Sung, D. Kil, Y. Hwang, S. Chung, J. Roh, and H. Hwang, "Effect of oxygen migration and interface engineering on resistance switching behavior of reactive metal/polycrystalline Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> device for nonvolatile memory applications," in *IEDM Tech. Dig.*, 2009, pp. 101–104.
- [10] B. Gao, B. Sun, H. Zhang, L. Liu, X. Liu, R. Han, J. Kang, and B. Yu, "Unified physical model of bipolar oxide-based resistive switching memory," *IEEE Electron Device Lett.*, vol. 30, no. 12, pp. 1326–1328, Dec. 2009.
- [11] N. Xu, B. Gao, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang, and B. Yu, "A unified physical model of switching behavior in oxide-based RRAM," in *VLSI Symp. Tech. Dig.*, 2008, pp. 100–101.
- [12] W. C. Chen, Y. C. Chen, E. K. Lai, Y. D. Yao, P. Lin, S. F. Horng, J. Gong, T. H. Chou, H. M. Lin, M. N. Chang, Y. H. Shih, K. Y. Hsieh, R. Liu, and C. Y. Lu, "Unipolar switching behaviors of RTO WO<sub>x</sub> RRAM," *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 126–128, Feb. 2010.
- [13] D. Choi, D. Lee, H. Sim, M. Chang, and H. Hwang, "Reversible resistive switching of SrTiO<sub>x</sub> thin films for nonvolatile memory applications," *Appl. Phys. Lett.*, vol. 88, no. 8, pp. 082 904-1–082 904-3, Feb. 2006.
- [14] K. C. Chiang, C. H. Cheng, H. C. Pan, C. N. Hsiao, C. P. Chou, A. Chin, and H. L. Hwang, "High-temperature leakage improvement in metal insulator metal capacitors by work function tuning," *IEEE Electron Device Lett.*, vol. 28, no. 3, pp. 235–237, Mar. 2007.
- [15] A. Chin, K. Lee, B. C. Lin, and S. Horng, "Picosecond photoresponse of carriers in Si ion-implanted Si," *Appl. Phys. Lett.*, vol. 69, no. 5, pp. 653–655, Jul. 1996.