

An Extreme Surface Proximity Push for Embedded SiGe in pMOSFETs Featuring Self-Aligned Silicon Reflow

Da-Wen Lin, Chien-Liang Chen, Ming-Jer Chen, and Chung-Cheng Wu

Abstract—This letter proposes a novel process to modulate the distance, or proximity, between the tip of embedded silicon-germanium (e-SiGe) and the channel region in pMOSFETs. Traditionally, sophisticated etching treatment is adopted in a spacer structure; however, process-induced variation in the e-SiGe proximity may lead to serious variation in pMOSFET performance. In this letter, an extremely close proximity is achieved using self-aligned silicon reflow (SASR) in hydrogen ambient. As opposed to conventional approaches which have e-SiGe proximity determined by spacer width, the tip of e-SiGe with SASR can be positioned flush with the gate edge, as corroborated by both the TEM analyses and TCAD simulation. A significant improvement in pMOSFET performance is also measured.

Index Terms—Embedded silicon-germanium (e-SiGe), MOSFET, reflow, self-aligned, strain.

I. INTRODUCTION

DURING the past decade [1]–[12], embedded silicon-germanium (e-SiGe) has been widely utilized in modern CMOS technology with the aim to enhance pMOSFET performance. Not only can hole mobility benefit from lattice-induced mechanical strain but also source/drain series resistance (R_{sd}) can be reduced with optimization of *in situ* doping techniques. Surface proximity push remains one of the most fundamental factors concerning the efficiency of e-SiGe. To address this issue, sophisticated etching treatment was adopted [6], [9]. However, as the tip of e-SiGe gets closer to the gate edge, the variation in proximity push resulting from the etching process is more pronounced, and in turn, the variation in strain and R_{sd} becomes more significant. In this letter, a novel technique featuring silicon reflow is instead adopted to produce an enhanced proximity push at the channel surface. Following an isotropic silicon-recess etch which creates a large curvature under a spacer structure, the silicon wafer is annealed in hydrogen

Manuscript received June 12, 2010; accepted June 16, 2010. Date of publication August 16, 2010; date of current version August 25, 2010. This work was supported by the National Science Council of Taiwan under Contract NSC 98-2221-E-009-164-MY3. The review of this letter was arranged by Editor A. Ortiz-Conde.

D.-W. Lin is with the Taiwan Semiconductor Manufacturing Company, Hsinchu 30078, Taiwan, and also with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan.

C.-L. Chen and C.-C. Wu are with the Taiwan Semiconductor Manufacturing Company, Hsinchu 30078, Taiwan.

M.-J. Chen is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2010.2056350




Fig. 1. Brief of process flow in the e-SiGe formation loop. An optional hydrogen annealing step is inserted before e-SiGe selective epitaxy process.

ambient at a moderate temperature. This annealing process leads to silicon volume transfer, or reflow, [13]–[15] which can enlarge the top opening of the recessed profile while reducing the bottom region. Consequently, an undercut is formed beneath the spacer with an alignment to the gate edge. This leads to an extreme surface proximity push suitable for the subsequent e-SiGe epitaxy process. An improved $I_{on}-I_{off}$ performance is experimentally demonstrated on a 40-nm technology pMOSFET. In addition, improved drain-induced barrier lowering is obtained because of less e-SiGe encroachment in the bottom region. These analyses are supported by TEM photographs and TCAD simulation.

II. SILICON REFLOW EXPERIMENT IN HYDROGEN AMBIENT

The undertaken process flow is briefly described in Fig. 1. After the gate patterning process, a spacer of ~ 15 nm consisting of CVD oxide and nitride is formed. Silicon is then etched to form an isotropic recess. An optional hydrogen annealing step is performed before e-SiGe epitaxy process. During the hydrogen annealing process, the reflow of silicon occurs, particularly in the region where a large curvature exists. The silicon tends to reduce surface energy through a reduction in the curvature. It is believed that the CVD liner oxide and silicon are weakly bonded and can be separated during the hydrogen annealing process. In contrast, the gate oxide (thermally grown silicon oxide) and silicon substrate are strongly bonded. Silicon can therefore reflow with the aid of the hydrogen annealing process beneath the spacer, and this reaction will cease at the interface




Fig. 2. (a) Cross-sectional TEM analyses of e-SiGe profile under different hydrogen annealing temperatures. Complete SASR occurs above a moderate temperature, which is 800 °C in this letter. A wide process window of annealing temperature is demonstrated. The hydrogen annealing time is 1 min for each process. (b) Comparison of e-SiGe contours between the control sample and SASR. SASR provides a closer proximity on the top and less e-SiGe encroachment at the middle and bottom regions. (c) Two-dimensional TCAD simulation of stress distribution along the channel direction. SASR provides higher compressive stress which improves hole mobility.

between silicon and gate oxide at an appropriate temperature. Fig. 2(a) shows the TEM results of silicon reflow under different annealing temperatures in the hydrogen ambient for 1 min. At a low annealing temperature (750 °C), insufficient and asymmetric silicon reflow under spacer is evident. An undercut is formed at one side between the gate and spacer edge, while no silicon reflow occurs at the other side. Under a moderate temperature (800 °C), the silicon reflows while stopping at the gate edge. With a 50 °C higher process temperature (850 °C), the interface between gate oxide and silicon does not split, and no further silicon reflow can occur. A self-aligned extreme e-SiGe surface proximity push with a large margin of process temperature is therefore achieved by exploiting a self-aligned silicon-reflow (SASR) technique. The contours of e-SiGe with and without SASR are schematically shown in Fig. 2(b). With SASR, the e-SiGe in the middle and bottom regions is pushed away from the gate edge due to the redistribution of silicon. Hence, a subsurface punch-through current can be suppressed, as will be discussed in the next section.

III. DEVICE ANALYSIS

TCAD simulation result is shown in Fig. 2(c), revealing a key advantage of SASR in strain engineering. The tip of the e-SiGe is pushed from the subsurface to the surface, thus reducing the e-SiGe proximity compared to the non-SASR case. The channel longitudinal compressive strain is increased by a factor of more than 15%, and thereby, a higher hole mobility in the channel region is expected.




Fig. 3. SASR leads to lower source/drain series resistance. The tighter distribution implies that SASR mitigates the device variation resulting from the silicon-recess process.

In addition, since the hole mobility and boron doping activation level are higher in SiGe as compared to silicon, the use of SASR can lower the R_{sd} , as long as the e-SiGe stays at the gate edge. Here, a 14% reduction of R_{sd} is obtained, as shown in Fig. 3, in terms of the statistical distribution with and without SASR, which is measured using the extraction method described in a previous work [16], [17]. The figure also clearly points out that a tighter distribution of R_{sd} is associated with SASR. This means that SASR can mitigate the process variation caused by isotropic silicon recess.

Unlike the conventional proximity push which may lead to potentially undesirable short-channel effect (SCE), SASR can actually resolve SCE because of less encroachment of e-SiGe in




Fig. 4. (a) SASR leads to a better immunity against SCE because of a less e-SiGe encroachment in the middle and bottom regions. (b) More than 10% $I_{on} - I_{off}$ improvement is observed by implementing SASR.

the subsurface region, as shown in Fig. 2(b). This is confirmed by the measured threshold voltage versus gate length, as shown in Fig. 4(a). The figure shows that a higher degree of SCE suppression is achieved with the application of SASR. Finally, Fig. 4(b) shows the measured $I_{on} - I_{off}$ performance with and without SASR. Evidently, a more than 10% improvement is obtained with SASR, which can be attributed to the combination of the higher hole mobility and lower R_{sd} , as mentioned earlier. The variation in $I_{on} - I_{off}$ performance is also significantly reduced in the presence of SASR.

IV. CONCLUSION

An integration-friendly and cost-effective process used for strain engineering, called SASR, has been, for the first time, highlighted in this letter. Owing to the nature of SASR in the hydrogen ambient, an extreme surface proximity push has been achieved without using sophisticated etching process. SASR is proven stable in a wide range of process temperatures, which is highly desired in the advanced CMOS manufacturing. A significant improvement in the device performance is experimentally demonstrated, along with the corroborative evidence in terms of the TEM pictures and TCAD simulation.

REFERENCES

- [1] M. C. Ozturk, N. Pesovic, I. Kang, J. Liu, H. Mo, and S. Gannavaram, "Ultra-shallow source/drain junctions for nanoscale CMOS using selective silicon-germanium technology," in *Proc. Int. Workshop Junction Technol.*, 2001, vol. 77, pp. 5-1-1-5-1-6.
- [2] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, "A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors," in *IEDM Tech. Dig.*, 2003, pp. 978-980.
- [3] S. E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Z. Ma, B. McIntyre, A. Murthy, B. Obradovic, L. Shifren, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, and Y. El-Mansy, "A logic nanotechnology featuring strained-silicon," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 191-193, Apr. 2004.
- [4] P. R. Chidambaram, B. A. Smith, L. H. Hall, H. Bu, S. Chakravarthi, Y. Kim, A. V. Samoilov, A. T. Kim, P. J. Jones, R. B. Irwin, M. J. Kim, A. L. P. Rotondaro, C. F. Machala, and D. T. Grider, "35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS," in *VLSI Symp. Tech. Dig.*, 2004, pp. 48-49.
- [5] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90-nm logic technology featuring

strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790-1797, Nov. 2004.

- [6] H. Ohta, Y. Kim, Y. Shimamune, T. Sakuma, A. Hatada, A. Katakami, T. Soeda, K. Kawamura, H. Kokura, H. Morioka, T. Watanabe, J. Oh, Y. Hayami, J. Ogura, M. Tajima, T. Mori, N. Tamura, M. Kojima, and K. Hashimoto, "High performance 30 nm gate bulk CMOS for 45 nm node with Σ -shaped SiGe-SD," in *IEDM Tech. Dig.*, 2005, pp. 10.6.1-10.6.4.
- [7] J.-P. Han, H. Utomo, L. W. Teo, N. Rovedo, Z. Luo, R. Krishnasamy, R. Stierstorfer, Y. F. Chong, S. Fang, H. Ng, J. Holt, T. N. Adam, J. Kempisty, A. Gutmann, D. Schepis, S. Mishra, H. Zhuang, J. J. Kim, J. Li, R. Murphy, R. Davis, B. St. Lawrence, A. Madan, A. Turansky, L. Burns, R. Loesing, S.-D. Kim, R. Lindsay, G. Chiulli, R. Amos, M. Hierlemann, D. Shum, J. H. Ku, J. Sudijono, and M. Jeong, "Novel enhanced stressor with graded embedded SiGe source/drain for high performance CMOS devices," in *IEDM Tech. Dig.*, 2006, pp. 3.1.1-3.1.4.
- [8] S. Narasimha, K. Onishi, H. M. Nayfeh, A. Waite, M. Weybright, J. Johnson, C. Fonseca, D. Corliss, C. Robinson, M. Crouse, D. Yang, C.-H. J. Wu, A. Gabor, T. Adam, I. Ahsan, M. Belyansky, L. Black, S. Butt, J. Cheng, A. Chou, G. Costrini, C. Dimitrakopoulos, A. Domenicucci, P. Fisher, A. Frye, S. Gates, S. Greco, S. Grunow, M. Hargrove, J. Holt, S.-J. Jeng, M. Kelling, B. Kim, W. Landers, G. Larosa, D. Lea, M. H. Lee, X. Liu, N. Lustig, A. McKnight, L. Nicholson, D. Nielsen, K. Nummy, V. Ontalus, C. Ouyang, X. Ouyang, C. Prindle, R. Pal, W. Rausch, D. Restaino, C. Sheraw, J. Sim, A. Simon, T. Standaert, C. Y. Sung, K. Tabakman, C. Tian, R. Van Den Nieuwenhuizen, H. Van Meer, A. Vayshenker, D. Wehella-Gamage, J. Werking, R. C. Wong, J. Yu, S. Wu, R. Augur, D. Brown, X. Chen, D. Edelstein, A. Grill, M. Khare, Y. Li, S. Luning, J. Norum, S. Sankaran, D. Schepis, R. Wachnik, R. Wise, C. Wann, T. Ivers, and P. Agnello, "High performance 45-nm SOI technology with enhanced strain, porous low- k BEOL, and immersion lithography," in *IEDM Tech. Dig.*, 2006, pp. 27.3.1-27.3.4.
- [9] N. Yasutake, A. Azuma, T. Ishida, N. Kusunoki, S. Mori, H. Itokawa, I. Mizushima, S. Okamoto, T. Morooka, N. Aoki, S. Kawanaka, S. Inaba, and Y. Toyoshima, "Record-high performance 32 nm node pMOSFET with advanced two-step recessed SiGe-S/D and stress liner technology," in *VLSI Symp. Tech. Dig.*, 2007, pp. 48-49.
- [10] O. Weber, T. Irisawa, T. Numata, M. Harada, N. Taoka, Y. Yamashita, T. Yamamoto, N. Sugiyama, M. Takenaka, and S. Takagi, "Examination of additive mobility enhancements for uniaxial stress combined with biaxially strained Si, biaxially strained SiGe and Ge channel MOSFETs," in *IEDM Tech. Dig.*, 2007, pp. 719-722.
- [11] C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-orabi, P. Ranade, J. Sandford, L. Shifren, V. Souw, K. Tone, F. Tambwe, A. Thompson, D. Towner, T. Troeger, P. Vandervoorn, C. Wallace, J. Wiedemer, and C. Wiegand, "45 nm high- k + metal gate strain-enhanced transistors," in *VLSI Symp. Tech. Dig.*, Jun. 2008, pp. 128-129.
- [12] C.-H. Jan, P. Bai, S. Biswas, M. Buehler, Z.-P. Chen, G. Curello, S. Gannavaram, W. Hafez, J. He, J. Hicks, U. Jalan, N. Lazo, J. Lin, N. Lindert, C. Litteken, M. Jones, M. Kang, K. Komeyli, A. Mezhiba, S. Naskar, S. Olson, J. Park, R. Parker, L. Pei, I. Post, N. Pradhan, C. Prasad, M. Prince, J. Rizk, G. Sacks, H. Tashiro, D. Towner, C. Tsai, Y. Wang, L. Yang, J.-Y. Yeh, J. Yip, and K. Mistry, "A 45 nm low power system-on-chip technology with dual gate (logic and I/O) high- k /metal gate strained silicon transistors," in *IEDM Tech. Dig.*, 2008, pp. 637-640.
- [13] T. Sato, N. Aoki, I. Mizushima, and Y. Tsunashima, "A new substrate engineering for the formation of empty space in silicon (ESS) induced by silicon surface migration," in *IEDM Tech. Dig.*, 1999, pp. 517-520.
- [14] H. Kuribayashi, R. Hiruta, R. Shimizu, K. Sudoh, and H. Iwasaki, "Investigation of shape transformation of silicon trenches during hydrogen annealing," *Jpn. J. Appl. Phys.*, vol. 43, no. 4A, pp. L468-L470, Apr. 2004.
- [15] M.-C. M. Lee and M. C. Wu, "Thermal annealing in hydrogen for 3-D profile transformation on silicon-on-insulator and sidewall roughness reduction," *J. Microelectromech. Syst.*, vol. 15, no. 2, pp. 338-343, Apr. 2006.
- [16] D.-W. Lin, M.-L. Cheng, S.-W. Wang, C.-C. Wu, and M.-J. Chen, "A constant-mobility method to enable MOSFET series-resistance extraction," *IEEE Electron Device Lett.*, vol. 28, no. 12, pp. 1132-1134, Dec. 2007.
- [17] D.-W. Lin, M.-L. Cheng, S.-W. Wang, C.-C. Wu, and M.-J. Chen, "A novel method of MOSFET series resistance extraction featuring constant mobility criteria and mobility universality," *IEEE Trans. Electron Devices*, vol. 57, no. 4, pp. 890-897, Apr. 2010.