

## A timing stabilized laser diode based range simulator

This content has been downloaded from IOPscience. Please scroll down to see the full text.

1991 Meas. Sci. Technol. 2 478

(<http://iopscience.iop.org/0957-0233/2/5/011>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 28/04/2014 at 19:20

Please note that [terms and conditions apply](#).

## DESIGN NOTE

# A timing stabilized laser diode based range simulator

P-Y Chien

Institute of Electro-Optical Engineering, National Chiao-Tung University, 1001 Ta Hsueh Rd, Hsinchu, Taiwan 30050, Republic of China

Received 10 October 1990, accepted for publication 10 January 1991

**Abstract.** A timing stabilized laser diode based range simulator has been demonstrated. Range simulation is achieved by locking the time delay between the reference signal generator and the time base of the output light pulse using a double phase-lock-loop. Phase stabilization to within  $1.0 \times 10^{-5}$  rad Hz<sup>-1/2</sup> has been implemented within the range  $-\pi$  to  $+\pi$  rad.

It is well known that a transistor may be operated in the avalanche breakdown region to generate a fast-rising, high current laser pulse output [1-4]. This light pulse may be used as the light source for such applications as laser range finders, missile laser fuse systems and fibre OTDR [5-9]. But under these applications, the timing and the amplitude of the returned light are the most important factors for signal detection. The standard detection method is to adjust the timing delay from the reference signal to the returned signal, achieved using an analogue or digital delay line added into the reference signal generator, to generate a sampling gate signal to the boxcar integrator for returned pulse signal detection [10-12]. In this set-up, however, the phase noise inherent in the reference signal, the electron device, and the laser diode pulse driver are still exhibited in the system. In order to improve timing stabilization (i.e. reduce timing jitter), an active timing stabilized system was employed in the mode-locked Nd:YAG laser [13]. In this design note, we seek to demonstrate such a system based on a laser diode source. By comparison with [14], the advantages of the system are (1) that the timing jitter can be stabilized at any value of the phase difference, from  $-\pi$  to  $+\pi$  rad, and (2) that the linearity and the dynamic range characteristics of the voltage controlled phase shifter are improved by use of the phase-lock-loop technique [14]. Thus we believe that this system is suitable for use as a timing simulator.

The block diagram of the timing stabilization system is shown in figure 1. The reference trigger signal of frequency  $f_r$  is obtained from the synthesizer output. Two types of phase-lock-loop circuits are employed in the system. The phase-lock-loop PLL1 is used as a voltage controlled phase delay unit. It consists of a  $-\pi$  to  $+\pi$  phase detector, a loop filter of PI type (proportional and integrating) and a voltage controlled

oscillator. When the PLL1 is worked, the phase offset between the two input signals to the phase comparator is adjusted by the voltage applied to the PI loop filter input. Thus the phase shift is controlled, from  $-\pi$  to  $+\pi$  rad, by the output of the loop filter PLL2. After phase shift in the loop, the output signal from the vco, which has been narrowed using a monostable device to generate a short pulse trigger signal, is applied to the base of the avalanche transistor. The collector of this transistor is biased at 150 V, i.e. the avalanche region. The pulse width of the output of the laser diode is controlled by the length of the 50  $\Omega$  delay line according to the relation  $t_w = 2L/c$ , and is selected as 10 ns. The size of the current pulse used to drive the laser diode is controlled by the bias voltage to the transistor collector and the series 100  $\Omega$  variable resistor to the laser diode according to the relation  $I = V_{br}/Z_o + Z_r$ , where  $V_{br}$  is the collector-emitter voltage within the avalanche region (negative resistance region) of the transistor and  $Z_o$  and  $Z_r$  are the impedances of the delay line and the 100  $\Omega$  variable resistor respectively. The light output from the laser diode is coupled into a fibre coupler. The 100 M length of fibre spliced to the fibre coupler is used to simulate the reflection of light from a target, and the magnitude of the returned signal can be altered by adjusting the flatness of the fibre end. One end of the fibre coupler is placed within optically matching oil to eliminate reflected light.

Timing stabilization is implemented by the phase-lock-loop PLL2, where the light pulse returned from the fibre end is first detected via a fast comparator. Thus an output pulse is regenerated. The 2  $\times$  dividers are used to generate 50% duty cycle square-wave signals, thus eliminating the effects of duty cycle variation on phase detection. The phases of these two output signals from the dividers are then compared with each other in a

