國立交通大學

電機學院IC設計產業研發碩士班

碩士論文

適用於多模式高速通訊系統之 低複雜度里德所羅門編解碼模組

Low Complexity Reed-Solomon CODEC for Multi-Mode High-Speed Communication Systems

研究生:蘇建毓

指導教授:溫瓌岸 教授

中華民國九十七年一月

適用於多模式高速通訊系統之低複雜度里德所羅門編解碼模組 Low Complexity Reed-Solomon CODEC for Multi-Mode High-Speed Communication Systems

研究生:蘇建毓 Student: Jian-Yuh Su

指導教授:溫瓌岸 博士 Advisor:Dr. Kuei-Ann Wen

國立交通大學 電機學院IC設計產業研發碩士班 碩士論文

A Thesis

Submitted to College of Electrical and Computer Engineering

National Chiao Tung University

in partial Fulfillment of the Requirements

for the Degree of

Master

in

Industrial Technology R & D Master Program on IC Design

January 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年一月

國立交通大學 電機學院IC設計產業研發碩士班

論文口試委員會審定書

本校	電機學院 IC 設計產業研發碩士班	蘇建航	君
所提論文:			

(中文)	適用於多模式高速通訊系統之低複雜度里德索羅門編解
,	
(英文)_	Low-complexity Reed-Solomon CODEC for Multi-mode
	High-speed Communication Systems

合於碩士資格水準、業經本委員會評審認可。

口試委員:	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
是差差	
指導教授: 7000	
專班主任: 40 80	

學生:蘇建毓 指導教授:溫瓌岸 博士

國立交通大學電機學院產業研發碩士班

摘 要

本論文主要討論設計一應用於多模式高速通訊系統之低複雜度里德所羅門編解碼模組。所提出的演算法以係數最簡化為方針。由 PGZ 演算法,Berlekamp演算法,iBMA,到提出的 SiBM 演算法,皆有詳盡的推導及整合比對。尤其著名的廣義牛頓特性,是 Berlekamp 系列演算法的重要精神,在本論文以三種方法來推導驗證,這些皆在第二章以數學表示法呈現。

所提出的架構有主要幾個特色,以解碼器的三個主要運算區塊來做介紹: 一、在錯誤症(syndrome)計算區塊,藉由非常簡單的 t 解碼器,來支配十六個症 狀值單元動作,以達到可以運用在多模操作上。

二、在關鍵方程式求解器(KES),為了克服大部分序列式 BM 架構,計算差值接著決定更新校正方程式的關鍵路徑的瓶頸,以及避免在特殊錯誤位置及錯誤值組合所產生的資料危障。此設計藉由判定時序改變,控制迭代及資料流,取代延時(stall)。使得計算錯誤位置方程式的時脈週期數小於2t(t+1),約為 $t\cdot\delta_i+3t$ 個週期數(δ_i 為第i迭代的 degree)。且藉由在演算法上將係數同化,以致於在設計共用電路時,甚至不需額外硬體來選擇資料流,因此某些關鍵路徑瓶頸得以克服。更進一步利用特製位址線,和較簡單的控制電路聯結技巧,省去許多電路。

三、在 CSEE 區塊,為符合多模式操作,通常在輸入端加上有限場乘法器,使 Chien's Search 跳至指定搜尋起點及產生對應的錯誤值。本論文提出一個共用補償器的方法,並將其和合併到 KES 中,大幅減少硬體,使得由單模(255,239)至多模僅需增加少許的邏輯閘數,電路示意圖於第三章呈現。

此架構實作於 Xinlinx VirtexE xcv2000e FPGA 和 UMC 0.18 1P6M 製程,經過 204.8 億隨機位元驗證,皆正常運作。在最高時脈頻率(Clock Rate) 730Mhz 下,數據傳輸率(Data Rate)可達 5.84bps,此時僅約 11596 個邏輯閘數。

Low Complexity Reed-Solomon CODEC for Multi-Mode High-Speed Communication Systems

student: Jian-Yuh Su Advisors: Dr. Kuei-Ann Wen

Industrial Technology R & D Master Program of Electrical and Computer Engineering College National Chiao Tung University

ABSTRACT

In this thesis, a high-speed and low-complexity design of multi-mode Reed-Solomon codec is proposed. In the beginning of deliberating algorithms, the policy is to simplify the coefficients of equations, so as to construct a simpler structure.

THE PERSON NAMED IN

The proposed RS decoder has some major features introduced as following:

- 1. In the SC block, a simpler t-decoder is exploited to dominate the sixteen cells, so as to answer to multi-mode applications.
- 2. In the KES, the "Decision Variations" is proposed to break the main speed bottleneck of iBMA in the iterative computation of discrepancies followed by updating the correction polynomial and to prevent the special-case data hazard in the most serial structures. Also, for the sake of keeping the critical path in the reusing hardware is still $T_{ff} + T_{mult} + T_{xor}$, the assimilative coefficient knack is adopted. Further, we use the purpose-built address line to simplify the hardware complexity of storage element
- 3. In Chien's Search and Forney's block, fifteen Compensators used to adjust the starting point of search are reduced to one and combined in the KES block.

After 204.8 hundred-million bits transmission and verification regular, the proposed RS decoder for multi-mode applications (n<=255, t<=8) is implemented by Xinlinx VirtexE xcv2000e FPGA and Synopsys DC with UMC018 library. The design possesses higher speed and lower gate count than present decoder design. The data rate of the proposed decoder is 5.84bps at the maximum clock rate of 730MHz with 11596 gates.

在完成本篇論文之際,首先要感謝的是我的指導教授溫瓌岸教授。在就讀研究所的期間,承蒙教授不斷給予研究方向上的指導、督促與研究資源;在此向溫教授致上最誠摯的謝意。此外,亦感謝參與口試審核委員會的交大研發長李鎮宜教授與台大電機系所吳安宇教授,提供寶貴的建議與指教。

接下來要感謝的就是實驗室的學長姐們的指導與照顧:美芬學姐、嘉笙學長、哲生學長、文安學長、晧名學長、立協學長、彥凱學長、懷仁學長、志德學長、俊憲學長等。學長姐們的幫助與指導讓我獲益良多。

還有感謝實驗室的同學們一世基、書旗、昱瑞、建龍、家岱、漢健、閎仁,兩年來在課業和日常生活上總是相互的扶持,一起高興、一起嬉笑、一起度過難關。還有給予我信心與勇氣的學弟們一佳欣、磊中、國爵、柏麟、俊彦、士賢、謙若,同時也要感謝實驗室的助理們一苑佳、淑怡、慶宏、恩齊、怡倩、智伶、宛君、嘉誠,幫忙實驗室裡大大小小的事,讓我們能更專心於研究工作。

最後,我最要感謝的是家人與女友無怨無悔的付出與支持,感謝好友們給我的鼓勵,感謝關心我與幫助我的人,……,要感謝的人族繁不及備載,謹此這篇研究論文,與我的家人及好友分享我的收穫與喜悅。

蘇建毓

2008 年 1 月

Contents

Chapter 1	Introduction	1
1.1 Backs	ground	1
	vation	
	nization	
Chapter 2	Mathematic Representation of RS codec	9
2.1 Galoi	s Field GF(2")	9
2.1.1	Galois field element	9
2.1.2	Primitive Polynomial p(x)	10
2.1.3	Constructing the Galois Field	10
2.1.4	The operation of Galois Field	12
2.2 Encod	The operation of Galois Field	13
	Code Generator Polynomial	
2.2.2	Forming the codeword	14
1	Method 1: $C(x) = I(x) \cdot g(x)$	14
1	Method 2 : $C(x) = I(x) \cdot x^{2t} + p(x) = g(x)q(x)$	15
2.3 Deco	ding of Reed-Solomon Codes	16
2.3.1	Syndrome Calculation	17
2.3.2	The Key Equation Solver	19
2	2.3.2.1 The Peterson-Gorenstein-Zierler Algorithm	19
2	2.3.2.2 The Berlekamp-Massey Algorithm	22
2	2.3.2.3 Proposed Serial and inversion-less Berlekamp-Masso	ey
2	algorithm (SiBM):	30
2.3.3	The Chien's Search	32
2.3.4	The Forney's algorithm	33
Chapter 3	Schematic-view of Proposed RS CODEC	
Architectu	re	35
3.1 Pipeli	ine Topology	36

3.2 The t-Decoder.	37
3.3 Encoder Architecture	39
3.4 Syndrome Calculator (SC)	41
3.5 Key Equation Solver (KES)	
3.6 Shorten Code Compensator	
3.7 Chien's Search and Error Evaluator(CSEE) Block	
Chapter 4 Implementation & Verification	54
4.1 Design Flow	54
4.2 Functional Verifications	55
4.2.1 Random Simulation	56
4.2.2 Special-Case Simulation	57
4.3 FPGA prototyping	58
4.4 Synthesis Result	60
Chapter 5 Comparisons	61
5.1 Algorithm Compare	61
5.1-1 Conventional iBMA versus Proposed iBMA	61
5.1-2 Proposed iBMA versus Proposed SiBMA	62
5.2 Architecture Compare	63
5.2-1 Parallel to Serial	63
5.2-2 Speed up	65
5.2-3 Simpler Design	67
The t-decoder	67
The common compensator	68
Purpose-built address line	69
5.3 Performance Compare	70
Chapter 6 Conclusions & Future work	72
6.1 Summary	72
6.2 Future Works	73

List of Figures

Figure 1.1: The connection of FEC in the communication system	1
Figure 1.2: The Constitution of Reed-Solomon Code	2
Figure 1.3: The classification of Reed-Solomon Codes in the FEC	3
Figure 1.4: The characteristic chart of VLSI design orientation.	5
Figure 2.1 : An example of multiplication in Finite Field	12
Figure 2.2: The Construction of a Codeword in Systematic Encoding	15
Figure 2.3: The Categories of Decoding Algorithm in RS Codes	16
Figure 2.4: The LFSR Structure of Berlekamp-Massey algorithm	26
Figure 3.1 : System overview of RS codec design	
Figure 3.2: The two-stage pipeline	
Figure 3.3: The three-stage pipeline. E.S.	37
Figure 3.4: The connection of 16 cells in the encoder or SC block	38
Figure 3.5: The simpler "t-decoder" design.	38
Figure 3.6: The structure of RS encoder formed by Method 2.	
Figure 3.7: The α^i -based structure of RS encoder formed by Method 3	40
Figure 3.8: Syndrome calculator block	42
Figure 3.9: Combined Multi-Mode Encoder & SC Architecture	42
Figure 3.10 : The Structure of computing $\Lambda(x)$ by using SiBM algorithm	43
Figure 3.11: The decomposed architecture for computing i-th discrepancy	44
Figure 3.12: The control circuit of selection line to select the syndrome valu	es 45
Figure 3.13: The arbiter and evaluator for evaluating the degree of i-th iter	ation
	, 46
Figure 3.14: Iteration control to prevent the special case hazard	
Figure 3.15: Dataflow controller and storage element design	48
Figure 3.16: The common compensator and its connection with whole KES	block
	51
Figure 3.17: The CSEE Block	53
Figure 4.1: Design Flow and verifications	55
Figure 4.2: Parts of output file of bit-accurate C model.	55

Figure 4.3: The Noise Model	56
Figure 4.4: Gate-level simulation	58
Figure 4.5: The connection of FPGA Board, pattern generator, and logic analy	zer
***************************************	59
Figure 4.6: One of the simulation results in the special-case simulation	
Figure 5.1: The differences between the conventional iBMA and the proposed	
iBMA	62
Figure 5.2: The comparison between the proposed iBMA and the proposed	
SiBMA.	63
Figure 5.3: The comparison of the error-locators.	64
Figure 5.4: The comparison of the discrepancy calculator.	64
Figure 5.5: The comparison of the error-evaluators.	65
Figure 5.6: The comparison of the control circuits for syndrome selection	66
Figure 5.7: The comparison between the normal condition and the "Decision	
Variation".	67
Figure 5.8: The comparison of the t-decoders.	68
Figure 5.9: The comparison between the conventional design and the common	1
compensators.	69
Figure 5.10: The comparison of the storage element with and without	
purpose-built address line	69
El Marian Committee of the Committee of	
List of Tables	
Table 1.1: Some parameters list of specification with regard to RS codes	4
Table 2.1: The construction of the GF(256) elements	
Table 2.2 : Iterative procedure for finding the error-location polynomial $\Lambda(x)$.	25
Table 4. 1: The Synthesis Report	59
Table 4.2: The performance of each synthesized module.	60
Table 5.1: The comparison with publications.	70

Chapter 1

Introduction

1.1 Background

In the communication system and storage system, the integrity of data transmission is necessary. But the error probability increases after interference introduce. Consequently, the correctness of data transmission is reduced. So, many digital signaling applications in communication system and storage system employ Forward Error Correction (FEC). FEC is a technique in which redundant information is added to the signal to allow the receiver to detect and correct errors that may have occurred in transmission. Figure 1.1 shows the connection of FEC in the communication system.




Figure 1.1: The connection of FEC in the communication system

Many different types of codes have been devised for this purpose. Due to the well characteristic of error correction capability for both random errors and burst errors, Reed-Solomon codes [1] have been widespread used for error correction in various kinds of digital transmission and storage systems. It has been proved to be a good compromise between efficiency and complexity.

In general, the main categories of error correcting codes are block codes and convolution codes. Reed-Solomon codes are belonging to a block code, meaning the message to be transmitted is divided into separate blocks of data and each block has parity protection information added to it to form a self-contained codeword. It is also a systematic code, which means the encoding process does not vary the message symbols. The protection symbols are added as a separate part of the block. Figure 1.2 is a sketch map of this.



Figure 1.2: The Constitution of Reed-Solomon Code.

In Reed-Solomon codes, any two code-words operation produces another codeword. So, Reed-Solomon code is also a linear code. And because of cyclically shifting the symbols of a codeword produces another code-word, it is cyclic. The classification of Reed-Solomon Codes in the FEC is shown in Figure 1.3. Furthermore, it belongs to the family of Bose-Chaudhuri-Hocquenghem (BCH) codes [2, 3], but is distinguished by having multi-bit symbols. It makes the code particularly good at dealing with bursts of errors. In virtue of that although a symbol may have all its bits in error, this counts as only one symbol error in terms of the correction capacity of the code. It is the important factor in adopting RS code in many practical

applications such as digital audio and video [4], magnetic and optical recording [5,6], computer memory, cable modem[7], xDSL[8,9], wireless and satellite communications systems.




Figure 1.3: The classification of Reed-Solomon Codes in the FEC.

It provides different levels of protection by choosing different parameters for a code and affects the complexity of implementation. Therefore, a RS code can be expressed as (n, k) code, where n is the codeword length in symbols and k is the number of information symbols in the message.

In general, $n \le 2^m - 1$. Where m is the order of Galois Field.

If $n < 2^m - 1$, this is referred to as a **Shortened Code**. There are n - k parity symbols and t symbol errors can be corrected in a block,

where
$$t = (n-k)/2$$
...... for $n-k$ even
or $t = (n-k-1)/2$ for $n-k$ odd.

Modified RS codes are frequently used for providing different code rates and correcting capabilities. Shortening and puncturing is the major modification of RS codes. Ordinary, the standard error-and-erasure decoder is employed to decode the shortened and punctured RS codes. In this thesis, our design focus on the error-only decoder for the shorten code.

1.2 Motivation

As mentioned above, for burst errors and random errors, Reed-Solomon codes are popular to provide data integrity and exploited in numerous digital systems such as those for deep space, digital subscriber loop (cable modem and xDSL), gigabit (1000base-T) and 10G Ethernet (Fiber, Copper), digital audio and video broadcast (DAB/DVB), magnetic and optical recording (CD, DVD), computer memory (HDD), wireless as well as in satellite communications systems, and etc.

Table 1.1: Some parameters list of specification with regard to RS codes.

Application	Specification: (n, k, t)				
HDD	(72, 64, 4)	(36, 32, 2)			
CD	(32, 28, 2)	(28, 24, 2)			
DVD	(208, 192, 8)	(182, 172, 5)			
DVB ITU J83(A,B)	(204, 1	88, 8)			
STM-16 OC-192	(255, 239, 8)				
CCSDS	(15~255, n-16, 8)				
x-DSL & Cable modem	(~255, n-2t, t=1~8)				
WiMAX	(~255, ~239, ~8)				

The data processing topology in each application is based on different error property.

And because of the difference at processing topology, choosing different parameters such as the number of bit in a symbol, the number of symbol in a codeword and in a information data as well as in the redundant data for a code to provide different levels of protection is necessary. The constitution of parameter is numerous and each application has its own specification parameters. Table 1.1 shows a list of specification

parameters with regard to Reed-Solomon codes.

The parameter affects the complexity of implementation. For the sake of various purpose applications or more than one parameter in a system, we must settle on the suitable VLSI design orientation.

As showing in Figure 1.4, the ASIC having the best performance and then is the reconfigurable hardware. If a design is perfect, the performance of reconfigurable hardware is very close to ASIC. The remainder, even the processor or the DSP, may have smaller area but the processing speed of this approach is slow and can only be dealt with low bit rate data.




Figure 1.4: The characteristic chart of VLSI design orientation.

The circuit must process large amounts of data within a limited time in order to handle video and audio signals. Continual demand for ever higher data rates makes it necessary to devise very high-speed implementations of decoders for Reed-Solomon codes.

At the same time, we need a system to suit numerous different characters of channel that have different specification to guarantee the quality on transmission. So, the multi-mode and high-speed system is preferred. In other words, the system must be high-speed enough and we don't need to redesign from the scratch.

Hitherto, the reported decoder implementations [10, 11, 12] have quoted data rates of ranging from 144 Mb/s to 3.2 Gb/s. The high throughputs have been achieved by architectural reformations such as pipelining, parallel processing, and etc. More than half of the architectures [11, 13, 14, 15] take advantage of the extended Euclidean (eE) algorithm for computing the greatest common divisor between two polynomials [16]. A key benefit of the eE algorithm is regularity. Furthermore, the critical path delay in these architectures is at most Tmult + Tadd + Tmux, where Tmult is the delays of the finite-field multiplier. Similarly, Tadd and Tmux are the delays of adder, and multiplexer respectively. This is fast enough for most applications. Relatively, fewer architectures are based on the Berlekamp–Massey (BM) algorithm [16, 17, 18, 19]. Because of the irregularity and longer critical path delay, the BM algorithm is almost utilized for low-complexity applications rather than high-speed applications.

In this thesis, we show that it is possible to exploit the **BM** algorithm to achieve extremely high-speed applications. Wonderfully, it cannot only operate at higher data rate, but also has lower gate complexity for multi-mode applications.

1.3 Organization

Although the logic structure of Reed-Solomon codes is simple, the mathematical foundation is complicated. It is important to have a reasonable understanding of at any rate what needs to be done, if not why it is done. In this thesis, a brief mathematical representation as well as schematic architecture of the encoding and decoding processes will be introduced.

In Chapter 2, we explain some essential background with regard to the Galois field $GF(2^m)$, the process of encoding, and the mathematical representation of

decoding. In decoding, we first verify the method of Peterson-Gorenstein-Zierler(PGZ) algorithm, and the conventional Berlekamp-Massey(BM) algorithm. Then, the inversion-less Berlekamp-Massey(iBM) algorithm is compared. Further, the serial and inversion-less Berlekamp-Massey(SiBM) algorithm is proposed. Moreover, we will verify the Chien's search and the Forney's algorithm that are used for calculating the error locations and magnitudes respectively.

In Chapter 3, we demonstrate the architecture design of the multi-mode Reed-Solomon codec. The pipeline topology and logic design of each block will be discussed. It includes the multi-mode syndrome calculator that is the first block of RS decoder, and the SiBM architecture with high-speed and low-complexity property in the key equation solver, which is the second block in the RS decoder and is based on the inversion-less Berlekamp-Massey algorithm. Then we explain how we decrease the critical path and simplify the circuit Moreover, we show the integrated architecture of the Chien-Search and Forney's block, which is the final operation of the Rees-Solomon decoder for finding the error location and error magnitude simultaneously.

For shorten codes, a common compensator is employed to adjust the starting point of search and is combined in the SiBM architecture. In other word, the coefficients of error locator polynomial and the error evaluator polynomial that are feed into Chien Search and Forney Block respectively are adjusted by a common compensator in the SiBM block. It reduces the penalty of that from single-mode to multi-mode greatly.

Chapter 4 shows the implementations of Xinlinx VirtexE xcv2000e FPGA and Synopsys DC with UMC018 library. Also, the design flow, the verification step, the simulation result and the synthesis result are included.

In Chapter 5, we show the advantages of our design and make some comparisons with conventional design graphically. Also, the comparison with publications of RS decoder will be discussed.

Chapter 6 concludes with a summary of contributions and the future works.



Chapter 2

Mathematic Representation of RS codec

The mathematical foundation of Reed-Solomon codes is complicated, but it is important to have a reasonable understanding of in any case what needs to be done, if not why it is done. In this chapter, we will introduce the principle of Reed-Solomon code with regard to our design mathematically.

2.1 Galois Field GF(2")

The Reed-Solomon code is defined over the finite field. To proceed further requires some knowledge of the theory of finite fields, otherwise known as Galois fields after the French mathematician.

2.1.1 Galois field element

The construction of a Galois field is a set of elements that are based on a primitive element, usually denoted α , and take the values

$$\{0,\alpha^0,\alpha^1,\alpha^2,\alpha^3,\ldots,\alpha^{2^{n}-2}\}\ldots$$
 (2.1)

to compose a collection of 2^m elements. Thus, the field is known as $GF(2^m)$. Furthermore, $n = 2^m - 1$, the final element of the 2^m collection can be described as α^{n-1} . The powers of α form shown in (2.1) are called the index form, and each field element can also be represented by a polynomial form

$$\{q_{m-1}x^{m-1}+q_{m-2}x^{m-2}+\ldots +q_1x^1+q_0\}$$
 (2.2)

where the coefficients q_{m-1} to q_0 take the values 0 or 1. So, we can describe a field element using the binary number $(q_{m-1}q_{m-2}.....q_1q_0)$ and the 2^m field elements correspond to the 2^m combinations of the m-bit number.

The value of α is often chosen to be 2, even if other values can be used. When α is chosen, higher powers can then be obtained by multiplying by α at each step. Notice that the multiplication in a Galois field is different from those that we use in a general field. This will be described later in Section 2.1.4.

2.1.2 Primitive Polynomial p(x)

A weighty part of the Galois field, and therefore of a Reed-Solomon code, is the field primitive polynomial, p(x). This is a polynomial of degree m which is irreducible, that is, a polynomial with no proper factors. It forms part of the process of multiplying two field elements together. For GF(256), the polynomial

$$p(x) = x^8 + x^4 + x^3 + x^2 + 1 (2.3)$$

is irreducible and therefore will be utilized in the following sections. For a Galois field of a particular size, there is sometimes a choice of adapted polynomials. Notice that choosing different primitive polynomial will produce different results.

2.1.3 Constructing the Galois Field

Before encoding a Reed-Solomon code, we need to construct the Galois field. Let

 α be a primitive element in GF(2^m). As shown in (2.1), the 2^m consecutive powers of α must be distinct. The nonzero elements in the Galois field can be constructed by using the principle of that the primitive element α is a root of the field primitive polynomial. In other word, $p(\alpha) = 0$.

Therefore, we can construct the finite field GF(256) by using $p(\alpha) = 0$ in (2.3). Meaning that, we can write $\alpha^8 = \alpha^4 + \alpha^3 + \alpha^2 + 1$. Multiplying by α at each stage, using $\alpha^4 + \alpha^3 + \alpha^2 + 1$ to substitute for α^8 and adding the resulting terms can be used to obtain the complete field as shown in Table 2.1. This shows the field element values in both index and polynomial forms along with the decimal shorthand versions of the polynomial representation.

index	polynomial form									
form	x ⁷	x^6	x5	x4		x ²	x^1	x^0	decima	
0	0	0	0	0	0	0	0	0	0	
α^{0}	0	0	0	0	0	0	0	1	1	
α^1	0	0	0	0	0	0	1	0	2	
α^2	0	0	0	0	0	1	0	0	4	
α^3	0	0	0	0	1	0	0	0	8	
α^4	0	0	0	1	0	0	0	0	16	
α5	0	0	1	0	0	0	0	0	32	
α^6	0	1	0	0	0	0	0	0	64	
α^7	1	0	0	0	0	0	0	0	128	
α^8	0	0	0	1	1	1	0	1	29	
α^9	0	0	1	1	1	0	1	0	58	

Table 2.1: The construction of the GF(256) elements

If the process shown in Table 2.1 is continued over α^{254} , it is found that $\alpha^{255} = \alpha^{254} * \alpha^1 = 1 = \alpha^0$, $\alpha^{256} = \alpha^1$, Consequently, the sequence repeats with all

the values remaining valid field elements.

2.1.4 The operation of Galois Field

The addition of two elements in the finite field is an exclusive-OR operation. Meaning that when we add two field elements, we add the two polynomials: $(a_{m-1}x^{m-1}+....+a_1x^1+a_0)+(b_{m-1}x^{m-1}+....+b_1x^1+b_0)=c_{m-1}x^{m-1}+....+c_1x^1+c_0$, where $c_i=a_i\oplus b_i$ and " \oplus " is an exclusive-OR operation.

The multiplication of two elements is defined as $\alpha^i \cdot \alpha^j = \alpha^{(i+j) \text{ modulo } (2^m-1)}$. In practice, we often do multiplication of two polynomials straightforwardly. If both of polynomials with degree m-1 results in a polynomial with degree 2m-2, which is therefore not a valid element of $GF(2^m)$. Therefore, multiplication in a Galois field is defined as the product modulo the field primitive polynomial p(x).

		-	NO.	11-3-1-5	100					
	x9	X8	X	X.6	X5	x4	x^3	x ²	x^1	xº
Multiplicand			1	0	0	0	0	0	0	1
Multiplicator		\otimes	0	0	0	0	0	1	1	0
(1	0	0	0	0	0	0	1	0
\oplus	1	0	0	0	0	0	0	1	0	0
Not Valid Field Element→	1	1	0	0	0	0	0	1	1	0
<u></u>		4				1	1	1	0	1
)	→			1	1	1	0	1	0
Finial Result(Valid Fiel	d Elei	ment)	0	0	1	0	0	0	0	1

Figure 2.1: An example of multiplication in Finite Field

Instead of division, the corresponding primitive polynomial is substituting for the

nonzero terms that exceed the degree of the field, and adding the remaining terms as shown in Figure 2.1.

2.2 Encoding of Reed-Solomon Codes

The RS (n, k, t) is a code whose codeword are blocks of $n \le 2^m - 1$ symbols, and each element in GF (2^m) can be represented by m-bits. Meaning that there are n symbols and each symbol has m-bits in a codeword.

For the sake of correcting $t = \lfloor n-k/2 \rfloor$ symbol errors, 2t parity symbols are calculated and appended to a group of information symbols during the encoding process. Therefore, each codeword consists of k information symbols and 2t = n - k redundant symbols. To proceed further, we have to construct the code generator polynomial g(x).

2.2.1 Code Generator Polynomial

The Reed-Solomon code is constructed by forming the code generator polynomial g(x), consisting of 2t factors, the roots of which are consecutive elements of the Galois field which can be calculated by the following equation:

$$g(x) = \prod_{i=0}^{2t-1} (x + \alpha^{b+i}) = (x + \alpha^{b+0})(x + \alpha^{b+1}).....(x + \alpha^{b+2t-1}).....(2.4)$$

where b is an integer constant which is called the power of the first consecutive root in g(x), and is typically zero or one. However, other choices sometimes simplify the decoding process slightly. While each is valid, it results in a completely different code and requiring changes in both the coder and decoder operation. If the chosen value of b is near 2^m-1 , then some of the roots may reach or exceed α^{2^m-1} . In this case the

index values modulo 2^m -1 will be substituted. Moreover, the factors are often written as $(x - \alpha^i)$, which emphases that g(x) = 0 when $x = \alpha^i$ and those familiar with Galois fields realize that $-\alpha^i$ is exactly the same as α^i [20].

It is also, the code generator polynomial takes the form:

$$g(x) = \sum_{i=0}^{2l} g_i x^i = g_0 + g_1 x^1 + g_2 x^2 + \dots + g_{2l-1} x^{2l-1} + (g_{2l} = 1) x^{2l}$$
 (2.5)

which is often employed to construct a single-mode encoder.

2.2.2 Forming the codeword

Let $\{I_{k-1}, I_{k-2}, \dots, I_1, I_0\}$ indicate k *information symbols* and each symbol with m-bit that are to be passed along a communication channel or stored in memory. These symbols are considered as elements of the Galois field, and encoded into a codeword $\{C_{n-1}, C_{n-2}, \dots, C_1, C_0\}$ of n symbols that can correct $t = \lfloor n-k/2 \rfloor$ symbols of errors.

The k information symbols are preferable represented in the form of the information polynomial $I(x) = I_{k-1}x^{k-1} + I_{k-2}x^{k-2} + \dots + I_1x^1 + I_0 \dots (2.6)$ Then, will be transformed into a codeword polynomial, as following shows:

$$C(x) = C_{n-1}x^{n-1} + C_{n-2}x^{n-2} + \dots + C_1x^1 + C_0$$
 (2.7)

At least, there are three kind of process to encode the codeword. To proceed, we discuss the three kinds of encoding process.

Method
$$I : C(x) = I(x) \cdot g(x)$$

The codeword polynomials C(x) are constructed of that information polynomial I(x) multiplied by g(x), the *generator polynomial* of the code, which is defined as (2.4) or (2.5).

The concept of this is very simple. Because of the 2t consecutive elements $\alpha^b, \alpha^{b+1}, \alpha^{b+2}, ..., \alpha^{b+2t-1}$ are roots of g(x), and C(x) is a multiple of g(x). Consequently, $C(\alpha^{b+i}) = 0$, for $0 \le i \le 2t - 1$ and any codeword polynomials C(x).

Method 2:
$$C(x) = I(x) \cdot x^{2t} + p(x) = g(x)q(x)$$

According to the equation above, the codeword C(x) is consisted of that information symbols I(x) followed by 2t parity-check (remainder) symbols p(x). Moreover, C(x) is a multiple of g(x) by multiplying g(x) with a polynomial q(x). In other words, $I(x) \cdot x^{2t} = g(x)q(x) + p(x)$, where we define q(x) and p(x) as the quotient and remainder respectively while the polynomial $I(x) \cdot x^{2t}$ is divided by g(x). Because of the lowest degree term in $I(x) \cdot x^{2t}$ is $I_0 \cdot x^{2t}$ and deg [p(x)] < 2t, the codeword construction as shown in Figure 2.2 and therefore called a systematic encoding.



Figure 2.2: The Construction of a Codeword in Systematic Encoding

The advantage of systematic encoding is that we may see the content of a codeword roughly when the error is not serious, but it is not readable by using Method 1. Because of a process in dividing g(x) is needed.

Method 3: Factorization form of g(x) (or encoder)

The resulting codeword after encoding is the same as Method 2 (i.e. $C(x) = I(x) \cdot x^{2t} + I(x) \mod g(x)$), but the process has some difference in g(x). Method 2 uses (2.5) to form g(x), i.e. I(x) modulo (2.5). In this case, Method 3 uses (2.4) to form g(x), that is, I(x) modulo (2.4). In the concept of DSP, we can use the z-transform I/g(z) as a digital filter to explain it as shown in (2.8).

$$\frac{1}{g(z)} = \frac{1}{1+\alpha^{b}z^{-1}} \cdot \frac{1}{1+\alpha^{b+1}z^{-1}} \cdot \dots \cdot \frac{1}{1+\alpha^{b+2t-1}z^{-1}}$$
(2.8)

It is suitable for multi-mode applications and can reduce the hardware greatly by combining encoder and syndrome calculator. Unfortunately, there is a little penalty in increasing the critical path. The schematic of both Method 2 and Method 3 will be discussed in Chapter 3.

2.3 Decoding of Reed-Solomon Codes

The RS code belongs to a non-binary BCH codes. In the decoding of binary BCH code, we just need to calculate the error locations and then the error values must be 1. Nevertheless, a step involving the computation of error values is required in the decoding of RS codes.

There are various algorithms in decoding the RS codes. Roughly, we could divide it into three categories, i.e. Time Domain Decoding, Frequency Domain Decoding, and Transform Approach Domain Decoding, as shown in Figure 2.3:




Figure 2.3: The Categories of Decoding Algorithm in RS Codes

As shown in the yellow mark of Figure 2.3, our design focuses on the

Berlekamp-Massey algorithms. We will introduce the time domain decoding mathematically in the following sections.

To proceed further requires the understanding in the constitution of the receiving codeword. The transmitted code polynomial C(x) has described in (2.7). Then let

$$R(x) = R_{n-1}x^{n-1} + \dots + R_1x + R_0$$
 (2.9)

be the corresponding received polynomial. Assume that υ errors have been induced by channel noises during transmission, in the form of an error polynomial, E(x). Thus the received polynomial, R(x), is given by :

where
$$E(x) = e_{n-1}x^{n-1} + \cdots + e_1x + e_0$$
 and $e_i = R_i \oplus C_i$ is a m-bit symbol in GF(2^m) with the positions of the errors in the codeword being determined by the degree of x for that term. It is also, the error pattern $E(x)$ contains v errors at locations $x^{L1}, x^{L2}, \cdots, x^{Lv}$ with error values $\varepsilon_1, \varepsilon_2, \cdots, \varepsilon_v$, the error polynomial $E(x)$ can also be represented as

$$E(x) = \varepsilon_1 x^{L1} + \varepsilon_2 x^{L2} + \dots + \varepsilon_v x^{Lv}$$
 (2.11)

Clearly, to determine E(x), we need to know the υ pairs $(\varepsilon_i, x^{l,i})$'s. If no more than $t = \lfloor n-k/2 \rfloor$ of the ε_i values are valid (nonzero), the correction capacity of the code is not exceeded and the errors are correctable.

2.3.1 Syndrome Calculation

When receiving a codeword of Reed-Solomon code, we have to check if there is any error in it. As the transmitted codeword C(x) is always divisible by the generator polynomial g(x) and that this property extends to the individual factors $(x+\alpha^i)$ of the generator polynomial, (2.10) can be denoted as

$$R(\alpha^{i}) = C(\alpha^{i}) + E(\alpha^{i}) = 0 + E(\alpha^{i}) = E(\alpha^{i})$$
 (2.12)

For each i = b, b+1,.....,b+2t-1, the value $R(\alpha^i)$ is defined as the syndrome value. That is, from (2.9) and for i = b, b+1,.....,b+2t-1

$$S_{i} = R(\alpha^{i}) = R_{n-1}(\alpha^{i})^{n-1} + R_{n-2}(\alpha^{i})^{n-2} + \dots + R_{1}\alpha^{i} + R_{0} \dots (2.13)$$

This means that each of the syndrome values can also be obtained by substituting $x = \alpha^i$ in the received polynomial. Moreover, in (2.12) and (2.13) between the syndromes S_i and the error polynomial E(x) can be used to produce a set of simultaneous equations from which the errors can be found. If choosing b=0 and then substituting $\alpha^0, \alpha^1, \dots, \alpha^{2t-1}$ for x into (2.11), the 2t syndrome equations can be rewritten as:

$$S_{0} = R(\alpha^{0}) = \varepsilon_{1} \cdot (\alpha^{0})^{L1} + \varepsilon_{2} \cdot (\alpha^{0})^{L2} + \cdots + \varepsilon_{v} \cdot (\alpha^{0})^{Lv}$$

$$S_{1} = R(\alpha^{1}) = \varepsilon_{1} \cdot (\alpha^{1})^{L1} + \varepsilon_{2} \cdot (\alpha^{1})^{L2} + \cdots + \varepsilon_{v} \cdot (\alpha^{1})^{Lv}$$

$$\cdots$$

$$S_{2t-1} = R(\alpha^{2t-1}) = \varepsilon_{1} \cdot (\alpha^{2t-1})^{L1} + \varepsilon_{2} \cdot (\alpha^{2t-1})^{12} + \cdots + \varepsilon_{v} \cdot (\alpha^{2t-1})^{Lv}$$

$$\cdots (2.14)$$

To clear (2.14), we let $\beta_i = \alpha^{1.i}$ to simplify error-location numbers and substitute it into corresponding equations in (2.14). Then, the equations can be rewritten as:

$$S_{0} = R(\alpha^{0}) = \varepsilon_{1} \cdot 1 + \varepsilon_{2} \cdot 1 + \dots + \varepsilon_{v} \cdot 1$$

$$S_{1} = R(\alpha^{1}) = \varepsilon_{1} \beta_{1}^{1} + \varepsilon_{2} \beta_{2}^{1} + \dots + \varepsilon_{v} \beta_{v}^{1}$$

$$\dots$$

$$S_{2t-1} = R(\alpha^{2t-1}) = \varepsilon_{1} \beta_{1}^{2t-1} + \varepsilon_{2} \beta_{2}^{2t-1} + \dots + \varepsilon_{v} \beta_{v}^{2t-1}$$

$$(2.15)$$

By computing the syndromes, we can determine if we need to correct the codeword or not. If all the syndrome components are equal to zero, there is no error occurs and the data is valid. Oppositely, if not all syndromes are equal to zero, we have to do some process for data recovery. First of all, we need to find error location polynomial by some algorithms described in next section.

2.3.2 The Key Equation Solver

We define the Key Equation Solver Block including following two steps:

- 1. Determine the error-location polynomial $\Lambda(x)$.
- 2. Determine the error-value evaluator $\Omega(x)$.

The error locator polynomial with v actual errors is defined as :

$$\Lambda(x) = (1 + \beta_1 x)(1 + \beta_2 x)....(1 + \beta_v x) = 1 + \Lambda_1 x + \Lambda_2 x^2 + + \Lambda_v x^v (2.16)$$

Then, the error-value evaluator polynomial is

$$\Omega(x) = \Lambda(x)S(x) \mod x^{2t} = \Omega_0 + \Omega_1 x^1 + \dots + \Omega_{r-1} x^{r-1} \dots$$
 (2.17)

where
$$S(x)$$
 is defined as $S(x) = S_0 + S_1 x^{1} + \dots + S_{2t-1} x^{2t-1}$(2.18)

To find error-location numbers and error magnitudes, we need to get the coefficients Λ_i 's in (2.17) and Ω_i 's in (2.18) first. The computation of error locator polynomial is the most complex block in the whole decoding process. As shown in Figure 2.3, there are various algorithms for this propose.

In this section, we introduce some of the time-domain decoding algorithms with regard to our design.

2.3.2.1 The Peterson-Gorenstein-Zierler Algorithm

The Peterson-Gorenstein-Zierler decoding algorithm is the first explicit algorithm developed in 1960 for binary BCH code, and is the basic concept to let us know how to decode Reed-Solomon codes.

The error-location numbers are the reciprocals of the roots of $\Lambda(x)$. Let X_L be one of the error-location number and therefore to substitute the reciprocal X_L^{-1} into

(2.16), we can derive
$$1+\Lambda_1 X_L^{-1}+\Lambda_2 X_L^{-2}+\dots+\Lambda_v X_L^{-v}=0$$
.....(2.19)

Now, let ε_{jL} be the error magnitude with regard to the error location and then multiplying $\varepsilon_{jL}X_L^{\ j}$ in the both sides of (2.19), we get

$$\varepsilon_{iL}X_{L}^{j}(1+\Lambda_{1}X_{L}^{-1}+\Lambda_{2}X_{L}^{-2}+.....+\Lambda_{v}X_{L}^{-v})=0$$

$$\Rightarrow \varepsilon_{jL} (X_L^{j} + \Lambda_1 X_L^{j-1} + \Lambda_2 X_L^{j-2} + \dots + \Lambda_v X_L^{j-v}) = 0$$
 (2.20)

Substituting $L = \{1, 2, ..., v\}$ into (2.20) and adding the resulting terms, we get

$$\sum_{L=1}^{\nu} \varepsilon_{jL} (X_L^{j} + \Lambda_1 X_L^{j-1} + \Lambda_2 X_L^{j-2} + \dots + \Lambda_{\nu} X_L^{j-\nu}) = 0$$

$$\rightarrow \sum_{L=1}^{v} \varepsilon_{jL} X_{L}^{j} + \Lambda_{1} \sum_{L=1}^{v} \varepsilon_{jL} X_{L}^{j+1} + \Lambda_{2} \sum_{L=1}^{v} \varepsilon_{jL} X_{L}^{j+2} + \dots + \Lambda_{v} \sum_{L=1}^{v} \varepsilon_{jL} X_{L}^{j+v} = 0$$

→
$$S_j + Λ_1 S_{j-1} + Λ_2 S_{j-2} + + Λ_v S_{j-v} = 0$$

Let v = t and substituting j = (t), (t+1), (2t-1) into (2.21), we get

$$\zeta \cdot \Lambda = \begin{bmatrix}
S_{t-1} & S_{t-2} & \cdots & S_0 \\
S_t & S_{t-1} & \cdots & S_1 \\
\vdots & \vdots & \vdots & \vdots \\
S_{2t-2} & S_{2t-1} & \cdots & S_{t-1}
\end{bmatrix} \begin{bmatrix}
\Lambda_1 \\
\Lambda_2 \\
\vdots \\
\Lambda_t
\end{bmatrix} = -\begin{bmatrix}
S_{t+1} \\
\vdots \\
S_{2t-1}
\end{bmatrix} ...$$
(2.22)

Then, the coefficients Λ_i of error locator polynomial in (2.16) can be solved by matrix inversion of (2.22). If the error count is equal to t, matrix ζ is nonsingular. Otherwise, if there are less than t errors, ζ is singular. We have to delete the right-most columns as well as lowest rows repeatedly until the matrix ζ is nonsingular.

As soon as the error-location numbers β_L 's have been calculated, the error magnitudes ε_i 's can be derive by matrix inversion of (2.23) that is similar to (2.15).

$$\beta \cdot \varepsilon = \begin{bmatrix} \beta_{1} & \beta_{2} & \cdots & \beta_{v} \\ \beta_{1}^{2} & \beta_{2}^{2} & \cdots & \beta_{v}^{2} \\ \vdots & \vdots & \vdots \\ \beta_{1}^{v} & \beta_{2}^{v} & \cdots & \beta_{v}^{v} \end{bmatrix} \begin{bmatrix} \varepsilon_{1} \\ \varepsilon_{2} \\ \vdots \\ \varepsilon_{v} \end{bmatrix} = \begin{bmatrix} S_{1} \\ S_{2} \\ \vdots \\ S_{v} \end{bmatrix}$$
(2.23)

Now we know the error locations as well as error values, the decoding process is done. Summarized, the PGZ decoding algorithm including follow 9 steps:

- 1. Compute the syndrome values $S_0, S_1, \dots, S_{2t-1}$, where $S_i = R(\alpha^i)$.
- 2. Construct the syndrome matrix ζ , and compute the determinant of this matrix. If the determinant is nonzero, go to step 4.
- Simplify the syndrome matrix by deleting the rightmost column as well as the bottom row from the original syndrome matrix. Go to step 2.
- 4. Do matrix inversion operation of (2.22), and we get Λ_i 's.
- 5. Construct the error-location polynomial $\Lambda(x)$ such as (2.16), and find its roots. If it has the same roots or no root, go to step 9.
- 6. Construct the matrix β and (2.23), do matrix inversion to get the error magnitudes ε_i 's.
- Correcting the received codeword by adding the error magnitudes with regard to the corresponding error-location numbers.
- 8. Finish the decoding process and send the codeword out.
- Declare a decoding fail or request a resend command.

The PGZ algorithm is uncomplicated in concept, but the hardware complexity of a T*T matrix is increasing cube with T. In order to replace the matrix operation and decode the RS code more efficient, we will introduce the Berelekamp-Massey algorithm in the following.

2.3.2.2 The Berlekamp-Massey Algorithm

In this section, we re-derive the equations similar to the expansion of the matrix in (2.22) and solve it by the Belekamp's algorithm [21]. Then, the Berelekamp-Massey algorithm (BMA) and the inversion-less Berelekamp-Massey algorithm [22] (iBMA) will be introduced. Finally, the Serial and inversion-less Berlekamp-Massey (SiBM) algorithm will be proposed.

Note that there are some differences from Lin's text book [23] or some other technical literature by choosing different integer constant "b" which is called the power of the first consecutive root in g(x), and different starting point of iteration "i". By this way, we can optimize our design in the hardware consideration. So, we let b=0 as well as $i = (1 \sim 2t)$ from stem to stern and the advantages will be mentioned in the end.

The Berlekamp's algorithm ??

We can also define the syndrome polynomial S(x) as

$$S(x) = \sum_{i=0}^{\infty} S_i x^i$$
 (2.24)

Notice that only the coefficients of the first 2t terms above are known. It is also,

$$S_{i} = \sum_{L=1}^{v} \varepsilon_{L} \beta_{L}^{i} \quad \text{for } 0 \le i \le \infty$$
 (2.25)

If we extend (2.25) from i=0 to i=(2t-1), we can find that the 2t such S_i 's are simply the 2t equalities of (2.15). Substituting S_i of (2.25) into (2.24), we can put S(x) in the following form:

$$S(x) = \sum_{i=0}^{\infty} x^{i} \sum_{L=1}^{v} \varepsilon_{L} \beta_{L}^{i} = \sum_{L=1}^{v} \varepsilon_{L} \sum_{i=0}^{\infty} (\beta_{L} x)^{i} ...$$
 (2.26)

and where
$$\sum_{i=0}^{\infty} (\beta_L x)^i = \frac{1}{1 - \beta_L x}$$
 (2.27)

That is, (2.26) can be re-written as
$$S(x) = \sum_{L=1}^{v} \frac{\varepsilon_L}{1-\beta_L x}$$
.....(2.28)

Then, we can derive $\Lambda(x)S(x)$ in the following form:

$$\begin{split} &\Lambda(x)S(x) = \left\{ \prod_{k=1}^{v} (1-\beta_k x) \right\} \cdot \left\{ \sum_{L=1}^{v} \frac{\mathcal{E}_L}{1-\beta_L x} \right\} = \sum_{L=1}^{v} \frac{\mathcal{E}_L}{1-\beta_L x} \cdot \prod_{k=1}^{v} (1-\beta_k x) \\ &= \sum_{L=1}^{v} \mathcal{E}_L \prod_{k=1, k \neq L}^{v} (1-\beta_k x) \end{split} \tag{2.29}$$

Besides, consider the product $\Lambda(x)S(x)$ of two polynomials directly, we get

$$\begin{split} &\Lambda(x)S(x) = (1 + \Lambda_{1}x + \Lambda_{2}x^{2} + ... + \Lambda_{v}x^{v}) \cdot (S_{0} + S_{1}x^{1} + ... + S_{2t\cdot1}x^{2t\cdot1} + ...) \\ &= S_{0} + (S_{1} + \Lambda_{1}S_{0})x + (S_{2} + \Lambda_{1}S_{1} + \Lambda_{2}S_{0})x^{2} + ... + (S_{v\cdot1} + \Lambda_{1}S_{v\cdot2} + ... + \Lambda_{v\cdot1}S_{0})x^{v\cdot1} \\ &+ (S_{v} + \Lambda_{1}S_{v\cdot1} + ... + \Lambda_{v}S_{0})x^{v} + ... + (S_{2t\cdot1} + \Lambda_{1}S_{2t\cdot2} + ... + \Lambda_{v}S_{2t\cdot1\cdot v})x^{2t\cdot1} + ... \end{split}$$

If (v = t) and assume the coefficients of the terms that greater than x^{v-1} are equal to zero, the coefficients with red mark in (2.30) are similar to the expansion of (2.22). Fortunately, the assumption above is valid. Why?

Note that if we unfold (2.29), the equation is just a polynomial of degree v-1 and is equal to (2.30). Meaning that the coefficients of the terms that greater than x^{v-1} in (2.30) are equal to zero, the assumption holds.

Furthermore, as (2.29), (2.30) and the definition of $\Omega(x)$ in (2.17), we can derive

$$\Omega(x) = \Lambda(x)S(x) \text{ mod } x^{2t} = S_0 + (S_1 + \Lambda_1 S_0)x + (S_2 + \Lambda_1 S_1 + \Lambda_2 S_0)x^2 +$$

$$\dots + (S_{v-1} + \Lambda_1 S_{v-2} + \dots + \Lambda_{v-1} S_0)x^{v-1}$$

$$\dots (2.31)$$

and
$$\Omega(\mathbf{x}) = \sum_{k=1}^{\mathbf{v}} \varepsilon_{k} \prod_{k=1, k\neq k}^{\mathbf{v}} (1-\beta_{k}\mathbf{x})$$
 (2.32)

Equation (2.32) will be exploited to derive the error magnitudes in the Forney's algorithm later. Now, let us proceed to find the coefficients Λ_i 's of error-location polynomial $\Lambda(x)$.

As mentioned above, the degree of $\Omega(x)$ is v-1, the coefficient from x^v to x^{2v-1}

in the expansion of $\Lambda(x)S(x)$ must be zero. By setting these coefficients to zero, we have exactly the same set of (2.22). That is,

$$S_{v} + \Lambda_{1}S_{v-1} + ... + \Lambda_{v}S_{0} = 0$$

$$S_{v+1} + \Lambda_{1}S_{v} + ... + \Lambda_{v}S_{1} = 0$$

$$\vdots$$

$$S_{2t-1} + \Lambda_{1}S_{2t-2} + ... + \Lambda_{v}S_{2t-1-v} = 0$$
(2.33)

This set of equations is known as the generalized Newton's identities. Similar to the operation of the PGZ algorithm in Section 2.3.2.1, find the simplest set of matrix ζ , our objective is to find the minimum-degree polynomial $\Lambda(x)$ whose coefficients satisfy these generalized Newton's identities.

Instead of the complex matrix inversion, we can compute the error location polynomial $\Lambda(x)$ iteratively in the 2t iterations of Berlekamp's algorithm. Suppose we have just finished the i-th step and found the solution

$$\Lambda^{(i)}(x) = \Lambda_0^{(i)} + \Lambda_1^{(i)}x + \Lambda_2^{(i)}x^2 + \dots + \Lambda_{\delta_1}^{(i)}x^{\delta_1}. \tag{2.34}$$

that is the minimum-degree polynomial whose coefficients satisfy the first i Newton's identities of (2.33) and where δi is the degree of $\Lambda^{(i)}(x)$. To determine $\Lambda^{(i+1)}(x)$, we have to check whether the coefficient of $\Lambda^{(i)}(x)$ satisfy the next generalized Newton's identity. We compute the following quantity:

$$\Delta_{i} = S_{i} + \Lambda_{1}^{(i)} S_{i-1} + ... + \Lambda_{\delta i}^{(i)} S_{i-\delta i}$$
 (2.35)

This quantity Δ_i is called the i-th discrepancy. If $\Delta_i = 0$, the coefficients of $\Lambda^{(i)}(x)$ satisfy the (i+1)th Newton's identity. In this event, we set $\Lambda^{(i+1)}(x) = \Lambda^{(i)}(x)$. On the contrary, $\Delta_i \neq 0$, we must add a correction term to $\Lambda^{(i)}(x)$ to obtain $\Lambda^{(i+1)}(x)$. To make this correction, we go back to the step prior to the i-th step and determine a polynomial C(x) which is the minimum-degree polynomial at the γ -th step of iteration such that the γ -th discrepancy $\Delta_{\gamma} \neq 0$ and $\gamma - \delta_{\gamma}$ has the largest value. Then,

$$\Lambda^{(i+1)}(x) = \Lambda^{(i)}(x) + \frac{\Delta_i}{\Delta_{\gamma}} \cdot C(x) \cdot x^{(i-\gamma)} \qquad (2.36)$$

which is the solution at the (i+1)-th step of the iteration process and the coefficients satisfy the first i+1 Newton's identities. Continue the foregoing process until 2t steps have been completed, we get $\Lambda(x) = \Lambda^{(2t)}(x)$ is the true error-location polynomial whose coefficients satisfy the set of the generalized Newton's identities given by (2.33).

In the beginning, the initial condition of $\Lambda(x)$ and Δ_i is shown as bright yellow mark of Table 2.2. To carry out the iteration of finding $\Lambda(x)$, we proceed to fill out the table form i=1 to i=2t by determining Δ_i in (2.35) and computing $\Lambda^{(i+1)}(x)$ as (2.36) that have described above. After 2t iterations, the error-location polynomial $\Lambda(x)$ is equal to $\Lambda^{(2t)}(x)$. Then, we can derive the coefficients of $\Omega(x)$ by substituting S_i 's as well as Λ_i 's into (2.31) and calculating it.

i	$\Lambda^{(i)}(x)$ Δ_i^{BBG}	$\delta_{\rm i}$	i - δ _i
-1	1 = C(x)	0	-1
0	1 S ₀	0	0
1	$1+S_0 x \longrightarrow S_1+\Lambda_1 S_0$:
2	i i		
3			
:			
2t			

Table 2.2: Iterative procedure for finding the error-location polynomial $\Lambda(x)$

Having calculated the coefficient values of $\Lambda(x)$ and $\Omega(x)$, it is possible to find the error-location numbers and error magnitudes by Chien's Search algorithm and Forney's algorithm respectively. Nevertheless, we stop a story at a climax to keep the listeners in suspense for the moment and proceed to discuss the Berlekamp-Massey algorithm.

Conventional Berlekamp-Massey algorithm (BMA) :

After one year, in 1968, the Berlekamp's algorithm was re-explained by Massey with shortest linear feedback shift register (LFSR) concept that has regular property for decoding key equation and is so-called Berlekamp-Massey algorithm.

By Berlekamp-Massey algorithm, (2.22) or (2.33) is just an autoregressive filter and the Λ_i 's are regarded as tap coefficients. As Figure 2.4 shows, it can be implemented by a so-called LFSR and the discrepancy Δ_i is employed to verify the LFSR to generate the corresponding syndrome sequence at each step.




Figure 2.4: The LFSR Structure of Berlekamp-Massey algorithm.

At the i-th step, we get $\overline{S_i}$ and the discrepancy

$$\Delta_{i} = S_{i} - (-\overline{S}_{i}) = \sum_{i=0}^{\delta_{i}} \Lambda_{j}^{(i)} S_{i - j} ...$$
 (2.37)

If you are attentive, you could easily find the extension of (2.37) is exactly equal to

(2.35). Now, let us eliminate the discrepancy, i.e. calculating $\Lambda^{(i+1)}(x)$ that satisfy

$$\overline{\Delta_{i}} = \sum_{j=0}^{\delta_{i}} \Lambda_{j}^{(i+1)} S_{i,j} = 0 \qquad (2.38)$$

As a result of $\Delta_i + \Delta_i = 0$, we can derive

$$\sum_{j=0}^{\delta_i} \Lambda_j^{(i)} S_{i,j} + \frac{\Delta_i}{\Delta_y} \cdot \sum_{j=0}^{\delta_y} \Lambda_j^{(y)} S_{y,j} = 0 .$$
 (2.39)

and can be re-written as

$$\sum_{j=0}^{\delta_i} \left(\Lambda_j^{(i)} + \frac{\Delta_i}{\Delta_y} \cdot \Lambda_{j-(i-y)}^{(y)} \right) S_{i,j} = 0$$
 (2.40)

Compare with (2.38) and (2.40), we can get

$$\Lambda_j^{(i+1)} = \Lambda_j^{(i)} + \frac{\Delta_i}{\Delta_v} \cdot \Lambda_{j-(i-\gamma)}^{(\gamma)} \tag{2.41}$$

and can be re-explained as

$$\Lambda^{(i+1)}(x) = \Lambda^{(i)}(x) + \frac{\Delta_i}{\Delta_y} \cdot \Lambda^{(i)}(x) - x^{(i-j)}$$
 (2.42)

In fact, (2.42) is equivalent to (2.36) by setting $\Lambda^{(\gamma)}(x) = C(x)$ and C(x) is the so-called correction polynomial.

As Berlekamp's algorithm, setting the initial condition followed by calculating (2.37) and (2.41) iteratively from i=1 to i=2t, we can get the error-location polynomial. Summarized, the entire BMA is shown as:

1. Setting the initial condition:

$$\delta_0 = 0$$
, $\Lambda^{(0)}(x) = 1$, $\Delta_0 = S_0$

$$C^{(0)}(x) = \Lambda^{(-1)}(x) = 1$$
, $\Delta_C = \Delta_{-1} = 1$

2. For (i=1 to 2t)

$$\Lambda^{(i)}(x) = \Lambda^{(i-1)}(x) + \frac{\Delta_{i-1}}{\Delta_{C}} \cdot C^{(i-1)}(x) \cdot x$$

$$\Delta_{i}^{-} = \sum_{\mathbf{i}=\mathbf{0}}^{\delta_{i}} \Lambda_{j}^{(\mathbf{i})} \mathbf{S}_{i\cdot \mathbf{j}}^{-} = \Lambda_{\mathbf{0}}^{(\mathbf{i})} \mathbf{S}_{i}^{-} + \Lambda_{1}^{(\mathbf{i})} \mathbf{S}_{\mathbf{i}\cdot \mathbf{1}}^{-} + \ldots + \Lambda_{\delta \mathbf{i}}^{(\mathbf{i})} \mathbf{S}_{\mathbf{i}\cdot \delta \mathbf{i}}^{-}$$

If
$$\Delta_{i-1} = 0$$
 or $i \le 2 \cdot \delta_{i-1}$, $\Delta_{i-1} = 0$ or $i \le 2 \cdot \delta_{i-1} = 0$ or $i \le 2 \cdot \delta_{i-$

Else.

$$S_{i} = i - S_{i-1}, \quad C^{(i)}(x) = \Lambda^{(i-1)}(x), \quad \Delta_{C} = \Delta_{i-1}$$

where δ_i is the an auxiliary degree variable, $\Lambda^{(i)}(x)$ is the i-th dummy error-location polynomial, and Δ_i is the i-th dummy discrepancy. Besides, $C^{(i)}(x)$ is the correction polynomial for $\Lambda^{(i)}(x)$, and Δ_C is a previous nonzero discrepancy. If the discrepancy Δ_i is equal to zero, it represent that we don't update the error-location polynomial $\Lambda^{(i+1)}(x)$ at step (i+1). After 2t iterations, the error-location polynomial $\Lambda(x)$ is equivalent to the dummy polynomial $\Lambda^{(2i)}(x)$.

So, we can say that the BMA is just a shortest-LFSR version of the Berlekamp's algorithm. If there is something confusing, please refer to Table 2.2 of the Berlekamp's algorithm.

The inversion-less Berlekamp-Massey algorithm (iBMA) :

Why an inversion-less version is needed? Let us look back to (2.42), the equation used for updating the error-location polynomial, the conventional BMA is including a division operation in the finite field that is more complex and very time-consuming. In contrast with the conventional Berlekamp-Massey algorithm, the inversion-less Berlekamp-Massey algorithm needs no divider or inverse ROM for updating the polynomial. To avoid the division operation, the inversion-less Berlekamp-Massey algorithm (iBMA) is essential.

It should be noted that the iBMA finds the multiple of $\Lambda(x)$ instead of $\Lambda(x)$ and

therefore $\Lambda_0 \neq 1$ anymore, we need to store the coefficient Λ_0 when we using the iBMA. Then, this algorithm is described as follows:

Setting the initial condition:

$$\delta_0 = 0, \boxed{\Lambda^{(0)}}(x) = 1, \boxed{\Delta_0} = S_0$$

$$\boxed{C^{(0)}}(x) = \Lambda^{(-1)}(x) = 1, \boxed{\Delta_C} = \Delta_{-1} = 1$$

2. For $i = (1 \sim 2t)$

$$\begin{split} & \boxed{\Lambda^{(i)}}(\mathbf{x}) = \boxed{\Delta_{\mathbf{C}}} \cdot \boxed{\Lambda^{(i-1)}}(\mathbf{x}) + \boxed{\Delta_{\mathbf{i}-1}} \cdot \boxed{\mathbf{C}^{(i-1)}}(\mathbf{x}) \cdot \mathbf{x} \\ & \boxed{\Delta_{\mathbf{i}}} = \sum_{i=0}^{\delta_{\mathbf{i}}} \boxed{\Lambda_{f}^{(i)}} \; \mathbf{S}_{i\cdot \mathbf{j}} = \boxed{\Lambda_{0}^{(i)}} \; \mathbf{S}_{\mathbf{i}} + \boxed{\Lambda_{1}^{(i)}} \; \mathbf{S}_{\mathbf{i}-1} + \ldots + \boxed{\Lambda_{\delta \mathbf{i}}^{(i)}} \; \mathbf{S}_{\mathbf{i} \cdot \delta \mathbf{i}} \end{split}$$

If $\Delta_{i-1} = 0$ or $i \le 2 \cdot \delta_{i-1}$

$$\delta_{i} = \delta_{i-1}, \quad C^{(i)}(x) = C^{(i-1)}(x) \cdot x, \quad \Delta_{c} = \Delta_{c}$$

$$\delta_{i} = \delta_{i-1}, \quad \boxed{C^{(i)}}(x) = \boxed{C^{(i-1)}}(x), \quad x, \quad \Delta_{C} = \Delta_{C}$$
se
$$\delta_{i} = i - \delta_{i-1}, \quad \boxed{C^{(i)}}(x) = \boxed{\Delta^{(i-1)}}(x), \quad \Delta_{C} = \boxed{\Delta_{i-1}}$$

where $\Lambda^{(i)}(x)$ represents a multiple of $\Lambda^{(i)}(x)$ and is similarly to Δ_i , and $\overline{\Delta}_{\rm C}$. Furthermore, the error magnitude polynomial $\Omega(x)$ could be calculated with $\Lambda(x)$ simultaneously or substituting S_i 's as well as Λ_i 's into (2.31) and calculating it after the 2t iteration above.

For computing $\Omega(x)$ with $\Lambda(x)$ simultaneously, we need to set the initial condition $\Omega^{(0)}(x) = 1$ and $\gamma^{(0)}(x) = 0$, then calculate

$$for i = 1 \sim 2t$$

$$\boxed{\Omega^{(i)}(\mathbf{x}) = \boxed{\Delta_{\mathbf{C}}} \cdot \boxed{\Omega^{(i-1)}}(\mathbf{x}) + \boxed{\Delta_{i-1}} \cdot \boxed{\gamma^{(i-1)}}(\mathbf{x}) \cdot \mathbf{x}}$$

$$if \boxed{\Delta_{i-1}} = 0 \text{ or } i \leq 2 \cdot \delta_{i-1} \quad \Rightarrow \quad \boxed{\gamma^{(i)}}(\mathbf{x}) = \boxed{\gamma^{(i-1)}}(\mathbf{x}) \cdot \mathbf{x}$$

$$else \boxed{\gamma^{(i)}}(\mathbf{x}) = \boxed{\Omega^{(i-1)}}(\mathbf{x})$$

where $\boxed{\Delta_{\,\text{\tiny C}}}$ as well as $\boxed{\Delta_{i\cdot 1}}$ are the same with the iteration of $\Lambda(x)$ and $\boxed{\Omega^{(i)}}(x)$ is a multiple of $\Omega^{(i)}(x)$. It is also, $\Lambda(x) = \boxed{\Lambda^{(2i)}}(x)$ and $\Omega(x) = \boxed{\Omega^{(2i)}}(x)$.

In the iBMA, the finite filed inverter is replaced by a multiplier and it can be proved that it doesn't have any influence on computing the correct result by induction.

2.3.2.3 Proposed Serial and inversion-less Berlekamp-Massey algorithm (SiBM):

Most implementations of Reed-Solomon decoder choose the iBMA for their error-location updating block in the past. By this algorithm, the parallel architecture is formed and always require 2t~3t finite field multipliers [24,25]. If we do some transformation mathematically, similar to the form of (2.41), we can get different equation set which is so-called SiBM algorithm and is helpful for implementation.

Then, the equation of error-location polynomial $\Lambda^{(i)}(x)$ at i-th step can be re-written as

$$\Lambda_{j}^{(i)} = \Delta_{C} \cdot \Lambda_{j}^{(i-1)} + \Delta_{i-1} \cdot C_{j-1}^{(i-1)} \quad \text{for} \quad j = 0 \sim \delta_{i} \dots (2.43)$$

where $\Lambda_j^{(i-1)}$ is the j-th term of the (i-1)-th iteration, and so is $C_{j-1}^{(i-1)}$. Notice that $C_{-1}^{(i-1)} = 0$, when j=0. Similarly, the error magnitude polynomial $\Omega_j^{(i)}(x)$ can be represented as

$$\boxed{\Omega_{j}^{(i)}} = \boxed{\Delta_{C}} \cdot \boxed{\Omega_{j}^{(i-1)}} + \boxed{\Delta_{i-1}} \cdot \boxed{\Upsilon_{j-1}^{(i-1)}} \quad for \quad j = 0 \sim \delta_{i} \dots (2.44)$$

and the discrepancy Δ_i can be re-written as

Why we change above equation from $i = (0 \sim \delta_i)$ to $i = (1 \sim \delta_i + 1)$? This is the critical

path consideration. At j=0 sub-iteration, we must calculate $\boxed{\Lambda_0^{(i)}}$ first, so as to get the first term of $\boxed{\Delta_i}$, i.e. $\boxed{\Delta_0^{(i)}}$. To reduce the timing path, we let $\boxed{\Delta_0^{(i)}}$ to be calculated at j = 1 and re-write (2.45) as

$$\boxed{\Delta_{j-1}^{(i)}} = \boxed{\Delta_{j-2}^{(i)}} + \boxed{\Lambda_{j-1}^{(i)}} S_{i-j+1} \quad for \quad j = 1 \sim \delta_i + 1...$$
(2.46)

Notice that in the reason of we excessive emphasis $\overline{\Delta_0^{(i)}} = \overline{\Lambda_0^{(i)}} S_i$, we must $|\Delta_{-1}^{(i)}| = \overline{\Delta_{-2}^{(i)}} + \overline{\Lambda_{-1}^{(i)}} \cdot S_{i+1} = 0.$

Summarized, the entire SiBM is shown as

1. Setting the initial condition:

$$\delta_0 = 0, \overline{\Lambda^{(0)}}(x) = 1, \overline{\Delta^{(0)}} = \overline{\Delta_0} = S_0$$

$$C^{(0)}(x) = \Lambda^{(-1)}(x) = 1, \quad \Delta_{C} = \Delta_{-1} = 1$$

$$\boxed{\Omega^{(0)}}(x) = 1, \boxed{\gamma^{(0)}}(x) = 0$$

2. for i = (1 ~ 2t)

$$\Delta_{-1}^{(i)} = C_{-1}^{(i-1)} = \gamma_{-1}^{(i-1)} = 0$$

for
$$j = (0 \sim \delta_i)$$

$$\Lambda_{j}^{(i)} = \Delta_{C} \cdot \Lambda_{j}^{(i-1)} + \Delta_{C}^{(i-1)} \cdot C_{j-1}^{(i-1)}$$

$$\boxed{\boldsymbol{\Omega}_{j}^{(i)}} = \boxed{\boldsymbol{\Delta}_{C}} \cdot \boxed{\boldsymbol{\Omega}_{j}^{(i\text{-}1)}} + \boxed{\boldsymbol{\Delta}^{(i\text{-}1)}} \cdot \boxed{\boldsymbol{\Upsilon}_{j\text{-}1}^{(i\text{-}1)}}$$

$$\boxed{\Delta_{j-1}^{(i)}} = \boxed{\Delta_{j-2}^{(i)}} + \boxed{\Lambda_{j-1}^{(i)}} S_{i-j+1}$$

for
$$j = (\delta_i + 1)$$
 $\Rightarrow \Delta^{(i)} = \Delta^{(i)}_{\delta_i} = \Delta^{(i)}_{\delta_{i-1}} + \Delta^{(i)}_{\delta_i} S_{i-\delta_i}$

if
$$\boxed{\Delta^{\scriptscriptstyle (i\text{-}1)}} = 0$$
 or $i \leq \, 2 \cdot \delta_{\scriptscriptstyle i\text{-}1}$

$$\delta_{i} = \delta_{i-1}, \quad \boxed{C^{(i)}}(x) = \boxed{C^{(i-1)}}(x) \cdot x , \quad \boxed{\Delta_{C}} = \boxed{\Delta_{C}}, \quad \boxed{\gamma^{(i)}}(x) = \boxed{\gamma^{(i-1)}}(x) \cdot x$$

else

$$\boldsymbol{\delta}_{i} = i - \boldsymbol{\delta}_{i-1} \,, \quad \underline{\boldsymbol{C}^{(i)}}(\mathbf{x}) = \underline{\boldsymbol{\Lambda}^{(i-1)}}(\mathbf{x}) \,, \quad \underline{\boldsymbol{\Delta}_{\,\mathrm{C}}} = \underline{\boldsymbol{\Delta}_{\,i-1}} \,\,, \quad \underline{\boldsymbol{\gamma}^{(i)}}(\mathbf{x}) = \underline{\boldsymbol{\Omega}^{(i-1)}}(\mathbf{x})$$

The $j = (\delta_i + 1)$ sub-iteration can be combined into the j=0 of the next i-th iteration. Alternatively, the shadow mark above can be deleted and calculated by (2.47) after the $2t*(\delta_i + 1 + 1)$ iterations for computing Λ_j 's finished.

$$\Omega^{(i)} = \sum_{k=0}^{i} \Lambda_k^{(2k)} S_{i,k} \quad \text{for } i = 0 \sim (\delta_i - 1), k = (0 \sim i) . \tag{2.47}$$

where $\Omega^{(i)}$ is the i-th coefficient of $\Omega(x)$. Recently, a decomposed architecture which only use three finite field multipliers has been proposed to reduce the hardware complexity significantly in [26~28], and this architecture is based on the iBMA.

Once the coefficient values of $\Lambda(x)$ and $\Omega(x)$ has been calculated, it is possible to find the error-location numbers and error magnitudes by Chien's Search algorithm and Forney's algorithm respectively.

2.3.3 The Chien's Search

We can determine the roots of $\Lambda(x)$ in $GF(2^m)$ by substituting the elements of $GF(2^m)$ into $\Lambda(x)$ cyclically. If $\Lambda(\alpha^i) = 0$, then $\exists L$ s.t. $1 + \beta_L \alpha^i = 0$, i.e. $\beta_L = \alpha^{-i} = \alpha^{(2^m-1)-i}$ is an error-location number.

Since the first symbol of the codeword corresponds to the x^{n-1} term, the search begins with the value

$$\alpha^{-(n-1)} = \alpha^1$$
 for $n = 2^m - 1$, (io = 0)
or $\alpha^{-(n-1)} = \alpha^{io} \cdot \alpha^1$ for $n = 2^m - 1$ -io

where io means index offset, then $\alpha^{-(n-2)} = \alpha^{io} \alpha^2 = \alpha^{io+2}$, and continues to $\alpha^0 = \alpha^{2^{m-1}}$, which corresponds to the last symbol of the code word.

The roots of $\Lambda(x)$, and hence the numbers $\beta_1 \sim \beta_v$ of error-location, are found by trial and error, known as the Chien's search [29], in which all the possible values of the roots (the field elements α^i , io+1 $\leq i \leq 2^m$ -1) are substituted into (2.16) and the results are evaluated.

2.3.4 The Forney's algorithm

Once the error-location numbers $\beta_1 \sim \beta_v$ have been found by Chien's Search, the next step is to find the corresponding error magnitudes $\varepsilon_1 \sim \varepsilon_v$. Recall the PGZ algorithm in Section 2.3.2.1, when the error locations $\beta_1 \sim \beta_v$, are substituted into (2.23), the first v equations can be solved by matrix inversion to produce the error values $\varepsilon_1 \sim \varepsilon_v$.

There is an alternative means, according to Forney's algorithm [27], the error magnitude of location β_L can be calculated as follow:

$$\varepsilon_{L} = \frac{\beta_{L}^{\text{-(b-1)}}\Omega(\beta_{L}^{-1})}{\Lambda'(\beta_{L}^{-1})} = \frac{\beta_{L}^{\text{-b}}\Omega(\beta_{L}^{-1})}{\Lambda_{\text{odd}}(\beta_{L}^{-1})}$$
(2.48)

How the equation above is derived from? Let us go back to (2.32) and β_L is one of the error-location numbers, then (2.32) can be rewritten as

$$\Omega(x) = \sum_{L=1}^{v} \varepsilon_{L} \prod_{k=1, k \neq L}^{v} (1 + \beta_{k} \beta_{L}^{-1}) .$$
 (2.49)

and the derivative of error-location polynomial $\Lambda(x)$ shown in (2.16) is

$$\Lambda'(\beta_{L}^{-1}) = \frac{d}{dx} \prod_{k=1}^{v} (1 + \beta_{k}x) = \sum_{i=1}^{v} \beta_{i} \prod_{k=1, k \neq i}^{v} (1 + \beta_{k}\beta_{L}^{-1}) = \beta_{L} \cdot \prod_{k=1, k \neq L}^{v} (1 + \beta_{k}\beta_{L}^{-1}) \dots (2.50)$$

Moreover, the formal derivative polynomial can be described as

$$\Lambda'(x) = \Lambda_1 + 2\Lambda_2 x + 3\Lambda_3 x^2 + ... + v\Lambda_v x^{v-1} = \Lambda_1 + 3\Lambda_3 x^2 + ... = \Lambda_{odd}/x ... (2.51)$$

i.e.

$$\Lambda'(\beta_L^{-1}) = \Lambda_{odd}/\beta_L^{-1}$$
 (2.52)

From (2.49) to (2.52), the error magnitude $\varepsilon_{_{L}}$ at the position $\beta_{_{L}}$ can be obtained by

$$\varepsilon_{L} = \frac{\beta_{L} \cdot \Omega(\beta_{L}^{-1})}{\Lambda'(\beta_{L}^{-1})} = \frac{\Omega(\beta_{L}^{-1})}{\Lambda_{\text{odd}}(\beta_{L}^{-1})}$$
(2.53)

If b=0 is substituting into (2.48), the (2.48) will be equivalent to (2.53). There is a little convenient for computing the error magnitude $\varepsilon_{_{\rm L}}$ in that $\Omega(\beta_{_{\rm L}}^{^{-1}})$ is divided by the sum of odd terms of $\Lambda(x)$ directly without multiplying β_L^{-1} anymore. Therefore, this is why we let b=0 from stem to stern.

The alternative form of error-value evaluator is slightly different and defined as

$$Z(x) = \Lambda(x) + x \cdot \Omega(x) \tag{2.54}$$

and hence,

$$Z(x) = \Lambda(x) + x \cdot \Omega(x)$$
hence,
$$\varepsilon_{L} = \frac{Z(\beta_{L}^{-1})}{\prod_{k=1, k \neq L}^{v} (1 + \beta_{k} \beta_{L}^{-1})}$$
(2.54)

This description for evaluating $\varepsilon_{_{L}}$ was derived by Berlekamp.

Chapter 3

Schematic-view of Proposed RS CODEC Architecture

The architecture of RS codec is separated into encoder and decoder. All of them are based on finite field arithmetic. As mentioned in Chapter 2, the RS decoder consists of syndrome calculator (Sec. 2.3.1), key-equation solver (Sec. 2.3.2), Chien-search block (Sec. 2.3.3) and error-value evaluator (Sec. 2.3.4).




Figure 3.1: System overview of RS codec design

After long deliberation, we decided to adopt the three stage pipeline strategy and those will be described later. As shown in Figure 3.1, the first block, the syndrome calculator computes the syndrome vector and feed into the key equation solver (KES) which is the second block of RS decoder.

In the third block, the error locations are calculated by Chien's search and the error values are evaluated simultaneously according to Forney's algorithm. Meanwhile, the FIFO buffer used to keeps the received codeword is adding by the corresponding error magnitude and the output data are corrected in successive clock period.

For the shorten code, a common compensator employed to adjust the index offset which has been described in section 2.3.3 is combined in the KES block and shown in section 3.6 schematically.

Additionally, there is a block between encoder and decoder, called noise model, is designed for random patterns (or symbols) simulation and will be introduced in the next chapter. In this chapter, we focus on the entire architecture of multi-mode RS encoder and decoder design.

3.1 Pipeline Topology

In general, the pipeline topology of RS decoder is divided into two stages and three stages.




Figure 3.2: The two-stage pipeline

The two-stage pipeline is often used in parallel structure [19], thus in Figure 3.2, the second block is performed in the first stage after the first block finished the calculating of the syndrome values, and just occupies 2t clock cycles.




Figure 3.3: The three-stage pipeline

Figure 3.3 shows the three-stage pipeline, the second block is performed in the second stage and is often using the serial structure to reduce the hardware complexity.

For the mass data transmission, the strategy of two-stage pipeline costs more time to wait the second block finish. For example, for 10K bytes (40 code-words) transmission and (n=255, t=8), the two-stage pipeline needs (255+1+2*8+1) *40+255=11175 clock cycles but the three-stage one only has (255+1)*40+255+1+255=10751 cycles. In other words, the decoding speed of three-stage pipeline is fast than the two-stage one in the ratio 4%. Similarly, for 25K bytes transmission, the ratio is 5.5% fast, and that for higher data transmission with higher ratio. Deservedly, the three-stage pipeline is adopted for our high efficient design.

3.2 The t-Decoder

For multi-mode applications, we must to dominate sixteen cells of encoder and those of SC block taking effect or not by determining if a codeword has been transmitted n symbols and which correction capability "t" is required.




Figure 3.4: The connection of 16 cells in the encoder or SC block

As Figure 3.4 shows, the signal en_1 is ANDing "active" by "t1" and is used for dominating the cell 0 as well as the cell 1, and these extend to en_2,..., en_8 for cell 2~cell 15. The waveform of "active" is true in the n symbols input period and the t1~t8 is outputted from the "t-decoder". When t=8, the output of "t-decoder" is setting to 11111111, and that in {t, output} = {7, 01111111}, {6, 00111111},, {1, 00000001}. In this manner, there are eight comparators and one 8-to-1 multiplexer required. However, a design only occupies 1/5 times the size above is proposed as below.




Figure 3.5: The simpler "t-decoder" design.

As Figure 3.5 shows, there are just one shift register and eight 1-bit NOT-gates in the "t-decoder" design. Each bit of the output value is connecting to t1~t8 paralleled to dominate the 16 cells in the encoder or SC block.

3.3 Encoder Architecture

Recall in Chapter 2, the n codeword symbols are generated form the k information symbols to utilize the generator polynomial g(x) described as (2.4) or (2.5). As shown in Figure 2.2, a codeword can be obtained in a systematic form by adding 2t parity-check symbols. In general, there are two different architectures in encoding as described in Method 2 and Method 3 of Section 2.2.2.




Figure 3.6: The structure of RS encoder formed by Method 2.

Figure 3.6 shows the pipelined calculation (division) performed by using Method 2. The tap-coefficient of the 2t stage LFSR is corresponding to the coefficient of g(x) formed in (2.5) and rewritten in the bottom of Figure 3.6 by setting b=0 and t=8. All

the data paths shown above provided for 8-bit values. Over the message input period, the selector passes the input values directly to the output and the AND gate is enabled by the control signal. After k calculation steps have been completed (in k consecutive clock periods), the remainder is contained in the D-type register. The control waveform then changes so that the AND gate prevents further feedback to the multipliers and the 2t remainder symbol values are clocked out of the registers and routed to the output by the selector.

An alternative structure, the fractional form according to Method 3, is constructed by using α^i as its tap-coefficients and where α^i is the 2t successive power of α as shown in (2.4) or (2.8). Figure 3.7 shows the α^i -based structure.




Figure 3.7: The α^i -based structure of RS encoder formed by Method 3.

Comparing Method 2 with Method 3, Method 2 is suitable for single-mode application and Method 3 is suitable for multi-mode application. For multi-mode applications, the tap-coefficients of Method 2 can not be simplified to const multipliers and additional registers is required to store different set coefficients of g(x). On the contrary, in the Method 3, we only need to enable or disable the branch

(register), then the α^i -based encoder can be employed for the multi-mode application. But the critical path of the α^i -base encoder is increasing with t and is slower than those in Method 2.

Additionally, the major advantage of α^i -base architecture is that the hardware can be shared in the both encoding processes and syndrome calculation, discussed in the next section. For the timing comparison outcome, the result suggests to choose Method 2. For area comparison results, the α^i -base architecture is the better choice. For convenience, we choose the α^i -base encoding in our design in virtue of its elastic property.

3.4 Syndrome Calculator (SC)

According to the decoding algorithm mentioned in Section 2.3, we need to determine if the series of symbols contained in a data block form a valid codeword for the particular RS code chosen, by finding the syndrome values first. The SC block accepts the received symbols transmitted over a noise channel from encoder and outputted to the KES block. The syndrome values S_i can be defined as $R(\alpha^i)$. By Horner's rule, (2.13) can be re-written as:

ESTA

$$S_i = (((...(R_{n-1}\alpha^i + R_{n-2})\alpha^i + + R_1)\alpha^i + R_0...(3.1)$$

In the main, the process turns out to begin with multiplying the first coefficient R_{n-1} by α' . Then each subsequent coefficient is added to the previous product and the resulting sum multiplied by α' until finally R_0 is added. This has the advantage that the multiplication is always by the same value α' at each stage. The calculation can be completed by using GF constant multipliers, exclusive-or gates, and registers. As Figure 3.8 shows, the SC block diagram, the pervious partial syndrome value is

multiplied by α^i in each clock period and accumulates with the received symbol.




Figure 3.8: Syndrome calculator block

If you are penetrative, you can find that Figure 3.7 and 3.8 are similarly except the additional exclusive-or gates at the top of Figure 3.7. So, we can combine them by inserting multiplexers between two exclusive-or gates.




Figure 3.9: Combined Multi-Mode Encoder & SC Architecture

Thus in 3.9, the combined architecture can not only for encoder purpose but also

for syndrome calculation.

The SC block makes it possible to compute the syndromes within n symbol period and the syndrome symbols, S_i (0~15), are outputted parallel to the KES block.

When the syndrome values are all equal to zero, the following decoding procedure will be terminated. If not, the error-locator polynomial as well as the error-evaluator will be calculated in the second block.

3.5 Key Equation Solver (KES)

According to the proposed SiBM algorithm mentioned in Section 2.3.2.3, the SiBM architecture will be proposed in this section. The $\Lambda(x)$ can be obtained by (2.43) and can be performed by using the arrangement of Figure 3.10 in which all data paths are 8 bits wide.




Figure 3.10: The Structure of computing $\Lambda(x)$ by using SiBM algorithm

The concept is too simple to interpret anymore for us. By this arrangement, the critical path delay is just $T_{ff} + T_{mult} + T_{add}$ at most if the output terminal $\Lambda_j^{(i)}$ is followed by a FIFO register.

It is also, according to (2.45), the circuit for computing $\Delta_{j-1}^{(i)}$ at step j of iteration i is shown in Figure 3.11.




Figure 3.11: The decomposed architecture for computing i-th discrepancy

For $j = 1 \sim \delta_i$ of each iteration, $\Lambda_{i-1}^{(i)}$ is fed and multiplied by a corresponding syndrome value S_{i-j+1} which is outputted from SC block and selected by a multiplexer. Then, the product is added by the pervious partial discrepancy $\Delta_{j-2}^{(i)}$ which is stored in the register and initialize to zero when j=1. Finally, the discrepancy of the i-th iteration, i.e. $\Delta^{(i)}$, is calculated and summed up in the step $j=\delta_i+1$ which is combined in the first step of next iteration. In other word, the discrepancy $\Delta^{(i)}$ is finished in the step j=0 and outputted while j=1 of the (i+1)th iteration.

In general, the serial architecture of iBMA[12, 26~28] needs 2t iterations and each iteration needs (t+1) steps to compute $\Lambda(x)$, $\Omega(x)$ and $\Delta^{(i)}$. In practice, they can be calculated simultaneously and five **finite field multipliers** (**FFM**) are needed. That is, totally 2t*(t+1) steps (cycles) is required if five FFMs is used. But the FFM is more complex and cost a lot of area. Alternatively, we can use (2.47) to compute $\Omega(x)$ as soon as $\Lambda(x)$ have been calculated after 2t iterations. Then, we can not only save much power consumption on iteratively computing the medium solution of $\Omega(x)$ but

also reduce two FFMs.

Suppose we have just finished the computation of $\Lambda(x)$, that is, $\Lambda_{\mathcal{S}_{2i}}^{(2i)}$ has just been calculated in the finial step of the 2t iteration. For calculating $\Omega(x)$ by (2.47) and sharing the hardware that is shown in Figure 3.10 and 3.11, we must let the inputs of the FFM in Figure 3.11 corresponding to $\Lambda_k^{(2i)}$ and S_{i-k} of (2.47). Fortunately, it is not difficult to achieve. For the corresponding $\Lambda_k^{(2i)}$, we let $\Delta_C=1$ and $C_{j-1}^{(i-1)}=0$ in Figure 3.10 during the computation of $\Omega(x)$. Then, the value of the position $\Lambda_j^{(i-1)}$ is equal to that of the position $\Lambda_j^{(i)}$, that is, Λ_0^{2i} , Λ_1^{2i} , ..., Λ_i^{2i} is fed into Figure 3.11 in proper order and answer to $\Lambda_k^{(2i)}$ of (2.47). Coincidentally, the position S_{i-j} of Figure 3.11 also fit in with S_{i-k} of (2.47) and $\Omega(x)$ can be calculated after additional δ_{2i} (δ_{2i} +1)/2 cycles.




Figure 3.12: The control circuit of selection line to select the syndrome values

Figure 3.12 shows the control circuit of the selection line in which the multiplexer of Figure 3.11 is using to select the syndrome values. The initial coefficient of syndrome is exactly the iteration number " i " and is decreasing by one in each successive clock period, even if the circuit is performed the computation of $\Lambda(x)$ or $\Omega(x)$.

In fact, this coincidence is artificiality by setting the computation of $\Lambda(x)$ from i=1 to i=2t, the power of the first consecutive root in g(x) equal to zero (b=0), and some retiming skills. The artificial modification is an example of my so-called the "assimilative coefficient" skill.

If n is small enough than $2t^*(t+1)$, the input data must stall for waiting the KES block finish. Actually, only $\delta_i + 1$ steps is valid at each iteration (recall that δ_i is the degree of i iteration), the rest of $t-\delta_i$ steps resulted in zero. It stands to reason that we can save many steps if we skip them, but how we can evaluate the degree before the iteration ending and determine the ending step without increasing the critical path delay is very difficult.

Recall the summation in Section 2.3.2.3, if $\Delta^{(i-1)} = 0$ or $i \le 2 \cdot \delta_{i-1}$, the degree of the i-th iteration δ_i is equal to pervious degree δ_{i-1} , else $\delta_i = i - \delta_{i-1}$. According to the schematic of Figure 3.11, the (i-1)-th discrepancy is finished in the first cycle of i-th iteration and updated in the second cycle (j=1). Thus for keeping the critical path is still $T_{ff} + T_{mult} + T_{add}$ at most, the decision (if $\Delta^{(i-1)} = 0$ or $i \le 2 \cdot \delta_{i-1}$) must be performed in the j=1.




Figure 3.13: The arbiter and evaluator for evaluating the degree of i-th iteration

As Figure 3.13 shows, the waveform of "Decision" has transition only when j=1.

Then, the degree δ_i can be evaluated at the same cycle and three registers are inserted to keep the critical path delay not exceeding $T_{ij} + T_{mult} + T_{add}$.

In general, when $j=\delta_i$, the finial step of the i-th iteration, we must set i=i+1 and reset j=0 in the next cycle by determining if j is equal to δ_i . But the degree of i-th iteration δ_i is evaluated in the j=1 in our design, there are two exception may cause some unexpected results. One is when j=0, δ_i is still equal to zero, but δ_i is no longer equal to zero in the next cycle, the iteration will be terminated and gone to the next iteration. The other is when $\{j, \delta_i\} = \{0,0\}$ is ignored, then $\{j, \delta_i\} = \{1,0\}$ is happened, the iteration ought to stop but never stop in the following cycle.




Figure 3.14: Iteration control to prevent the special case hazard

As Figure 3.14 shows, we have to control the flow to go to next iteration at next cycle when $j=\delta_i$ or $\{j,\delta_i\}=\{1,0\}$, but ignore $\{j,\delta_i\}=\{0,0\}$ even though the $j=\delta_i$ holds.

Figure 3.15 shows the storage element for storing and providing all data required in Figure 3.10 and 3.11. By **retiming the decision** (Figure 3.13) and **controlling the iteration** (Figure 3.14) mentioned above, the critical path bottleneck in the iterative computation of discrepancies followed by evaluating the degree and updating of the error-locator correction polynomial C(x) can be fetched through.




Figure 3.15: Dataflow controller and storage element design

In the i-th iteration, the computation result of Figure 3.10, the coefficients $\Lambda_j^{(i)}$'s are stored in the Part A and outputted in the next iteration as the $\Lambda_j^{(i-1)}$'s in turn. For computing $\Lambda(x)$, the Part C is storing the correction polynomial. Otherwise, for calculating $\Omega(x)$, the Part C is storing the $\Omega^{(i)}$'s to save 8 registers. Deservedly, the Part B is used to do this selection and to decide which one is the proper correction polynomial coefficient by the waveform of "Decision".

Note that the additional register in the Part B and the register in the Part C with the same yellow mark indicate that they are both used for matching the "Decision" variation and preventing the special-case data hazard of serial architecture. In the conventional design, the "Decision" waveform has original transition in the j=0 and the additional register does not exist, the special case data hazard always arises in that the "Decision" waveform of previous iteration is true, the degree of correction polynomial $C^{(i-1)}(x)$ is δ_{i-1} ; if the "Decision" waveform is still true in this iteration, $\delta_i = \delta_{i-1}$ and $C^{(i)}(x) = C^{(i-1)}(x) \cdot x$, the degree of $C^{(i)}(x)$ must be $\delta_i + 1$. Then, when j=0 in the next iteration, the $C^{(i-1)}_{\delta_{i+1}}$ is just outputted from Part C and feedback to the multiplexer of Part B, the serial architecture have to store $C^{(i-1)}_{\delta_{i+1}}$ in the position $C^{(i)}_{\delta_i + 1}$ of Part C. At the same time, if the "Decision" waveform is false, the multiplexer select the value $\Lambda_0^{(i-1)}$ and store in the position $C^{(i)}_0$, the data of $C^{(i)}_{\delta_i + 1}$ is empty. Even if the "Decision" waveform is true, the data $C^{(i-1)}_{\delta_i + 1}$ is storing in the position $C^{(i)}_0$, not the expecting position $C^{(i)}_{\delta_i + 1}$. In other words, the data hazard is happened when the degree of $C^{(i)}(x)$ is exceeding the degree δ_i .

Fortunately, if we **control the dataflow** and do "Decision" variation, the special case data hazard will be eliminated. That is, the "Decision" waveform has transition in the j=1, when j=0 and the "Decision" waveform is "true", the multiplexer selecting $C_{\delta_{i+1}}^{(i-1)}$ and storing in the position $C_{\delta_{i}+1}^{(i)}$ in the next cycle. If the waveform change to false in the j=1, the multiplexer selecting the value $\Lambda_0^{(i-1)}$ and storing in the position $C_0^{(i)}$. Oppositely, if the waveform keep true in the j=1, we let the value in the register of the Part C with yellow mark be equal to zero and $C_0^{(i-1)}$ be stored in the position $C_1^{(i)}$ for answering to $C_1^{(i)}(x) = C_1^{(i-1)}(x) \cdot x$.

To store the data in the proper position, the purpose-built address line is used in the Part A and Part C as drawn in red. By these address lines, the storage element can not only insert the data stream more flexibility but also save many comparators and multiplexers. Therefore, the shorten code compensator can be combined in the KES block easily by this arrangement.

3.6 Shorten Code Compensator

Recall in Section 2.3.3, for the shorten code applications, the codeword length "n" is not always equal to 2^m -1. For skipping the non-valid cycles, the search must begins with the position X^{n-1} , that is, we must check if $\Lambda(\alpha^{-(n-1)})$ is equal to zero or not initially. Suppose $n = 2^m$ -1- io, where "io" is called the *index offset* and then $\alpha^{-(n-1)} = \alpha^{io} \cdot \alpha^1$. In other words, for checking $\Lambda(x)$ is equal to zero or not, all the coefficients in $\Lambda(x)$ must multiplied by a compensative value $(\alpha^{io})^p$ firstly, then multiplied by $(\alpha^1)^p$ in each successive clock period, and these procedures extend to the coefficients of $\Omega(x)$ for finding the error magnitude. Note that P is the power corresponding to the coefficient.

It turns out to be 15 FFMs needed for multiplying 15 coefficients at one cycle, when the compensator is locating in the CSEE block. Alternatively, we can use 2 FFMs, one for multiplying $(\alpha^{io})^P$ with corresponding coefficient and the other for producing the proper value $(\alpha^{io})^P$ by multiplying α^{io} each cycle, there will be additional 15 cycles required.

However, there is a better choice, combining the compensator into KES block and taking effect as soon as the coefficient is valid. As Figure 3.16 shows, the common compensator with dim yellow mark for multiplying all coefficients is merged with overall KES block.




Figure 3.16: The common compensator and its connection with whole KES block

Initially, the compensative value is set to 1 for multiplying Λ_0 or Ω_0 . Then, $(\alpha^{io})^1$ is set to multiply Λ_1 or Ω_1 , and this property extend to $(\alpha^{io})^2 \dots (\alpha^{io})^{\delta_{2i}}$ in turn. Note that since Ω_i is not outputted continuously, we must keep the compensative value not to change until next Ω_i is valid. Where α^{io} is calculated in the beginning and before the KES block taking effect.

By this arrangement, we can not only save more than 4000 gates but also reduce many processing cycles and the critical path delay is still $T_{\mathcal{J}} + T_{mult} + T_{add}$ at most. It is also, the Chien's search and the Forney's block can be performed as normal condition in that we have adjusted the starting point from X^{2^m-1} to X^{n-1} .

3.7 Chien's Search and Error Evaluator(CSEE) Block

According to Section 2.3.3, to try the first position X^{n-1} in the codeword, we need to substitute $x = \alpha^{-(n-1)} = \alpha^{io} \cdot \alpha^1$ into the error locator polynomial $\Lambda(x)$. Recall in Section 3.6, the coefficients of $\Lambda(x)$ and $\Omega(x)$ are multiplied by appropriate power of α^{io} and stored in the storage element. Then, as shown in the purple mark of Figure 3.17, the value of each term is calculated by loading $\Lambda_i \cdot (\alpha^{io})^i$ and multiplying it by the appropriate α^i .




Figure 3.17: The CSEE Block

Adding the value of the individual terms together produces the value of $\Lambda(\alpha^{-(n-1)})$. For subsequent position, the power of α to be substituted will advance by one for the x term and by two for the x^2 term, similar to the other terms. So, at each successive clock period, the next value of the term is produced by multiplying the previous result by the appropriate power of α and adding the values of the individual terms together produces the value of $\Lambda(x)$ for each position in turn.

Detecting zero values of the sum identifies the error positions and then using the Forney's Algorithm to calculate the corresponding error values. According to (2.53), these value is obtained by computing the quotient of two polynomials, $\Omega(x)$ and $\Lambda_{odd}(x)$, that is, multiplied $\Omega(x)$ by $\frac{1}{\Lambda_{odd}(x)}$ and hence one finite field inverter (FFI) is needed, as drawn in the yellow bottom color and where the value of $\Omega(x)$ is calculated from the cyan mark in the right hand.

For the critical path consideration, three register is inserted. When detecting the error position, the error value is calculated by $\frac{\Omega(\beta_L^{-1})}{\Lambda_{\text{odd}}(\beta_L^{-1})}$ and outputted form the decoder. Otherwise, two inputs in the multiplier are setting to zero and hence the output value is zero. Note that the value of $\Omega(\beta_L^{-1})$ is calculated after the error position β_L detected by one clock period for matching the effect of inserting three registers. That is why the hardware of computing $\Omega(x)$ is quite different to that of computing $\Lambda(x)$.

The outputted values from decoder, the error magnitudes from CSEE block, will be added with the FIFO buffer that is employed to keep the received codeword. Then, the codeword are corrected in successive clock periods.

Chapter 4

Implementation & Verification

This chapter will show the design flow and the verification step of our design.

Besides, the simulation result, synthesis result, performance and comparison will be discussed.

4.1 Design Flow

As soon as the specification of our multi-mode RS code is determined, we begin to design our circuit. The design flow and verifications are illustrated in Figure 4.1.




Figure 4.1: Design Flow and verifications

In the beginning, the behavior C model is used to make sure the understanding of whole encoding and decoding step. Secondly, a bit accurate C model based on the decided architecture is built and output some useful data to file as Figure 4.2 shows.




Figure 4.2: Parts of output file of bit-accurate C model.

Then the synthesizable RTL code written by Verilog Hardware Description Language (HDL) is simulated and compared with the output file of bit-accurate C model. The results of simulation must ensure that they are the same as those of the C program. After all functions have been verified, the hardware is implemented by Xinlinx VirtexE xcv2000e FPGA and synthesized by UMC 0.18um cell library. Because the equivalent checking is regular, we get some valid information about timing, area and power.

4.2 Functional Verifications

As soon as the results of synthesizable RTL code are verified by comparing with

the bit-accurate C model, the next step is to do functional verifications. To make sure all functionality regular, we perform the random simulation and special-case simulation.

4.2.1 Random Simulation

For random simulation, the block diagram of overall system can be connected as the arrangement of Figure 3.1. The codeword is outputted from encoder and interfered by the noise model, and then the impure information is fed into decoder as well as FIFO buffer. The noise model can be implemented as shown in Figure 4.3.




Figure 4.3: The Noise Model

Thus in Figure 4.3, the data symbol that fed into decoder is coming from the output of encoder directly or added by a random error magnitude. For example, as (n, t) = (255, 8) and the SNR is setting to 11111, if random (location) value is exactly equal to 11111 as well as the error count is less than the error capability t during the n input period, the output symbol of encoder will be added by a random value. Otherwise, the output of encoder will be fed into decoder directly. The error probability is about $256 \times \frac{1}{2^5} = 8$ times per codeword and the additional control

signal (Error count < t) is using to make sure the error count not exceed the correction capability t. After 1 hundred-million code-words (204.8 hundred-million bits) transmission, a flag used to count the number of decode-fail is equal to zero in our design. Meaning that the functionality in (255, 239, 8) of our design is regular, and so is for other coding rate.

4.2.2 Special-Case Simulation

Because of the hardware sharing in the serial structure, some combinations of error magnitudes as well as error locations may cause unforeseen data hazard. Especially when the discrepancy of SiBM algorithm caused continuous zero, the degree of correction polynomial is increasing by one in each the iteration. Then, the valid data may appear at the same time and is selected by a multiplexer, that is, one data must be loss in the selection. For example, if So=0, the initial discrepancy is setting to So=0; then as S1=0 exactly, the discrepancy of this iteration is also equal to zero, the data hazard will occur during the next iteration. So, the special-case simulation is performed as following:

Codeword 1: 8 arbitrarily errors

Codeword 2: 4 errors, So=0 · S1=0

Ex: The continuous error values are 1, 2, 0, 0, 0, 0, 1, 2

Codeword 3: no errors

Codeword 4: 8 errors, So=0

Ex: The 8 errors with the same values : 1, 1, 1, 1, 1, 1, 1

Codeword 5: 2 errors, So=0

Ex: The 2 errors with the same values : 0, 1, 0, 1, 0, 0, 0, 0

Codeword 6: 2 arbitrarily errors

Codeword 7: 1 arbitrarily errors

The special-case simulation is performed before and after synthesis, the results are the

same in our design. Figure 4.4 shows one of the results in the gate-level simulation.




Figure 4.4 : Gate-level simulation

4.3 FPGA prototyping

Test Environment:

Hardware Description Langue: verilog

Compiler and Simulation Tools: Xilinx ISE 7.1i

FPGA Chip: Xilinx VirtexE xcv2000e

FPGA Board: BG560-7

Pattern Generator: Agilent 16522A

Logic Analyzer: Agilent 16557D

The input patterns are stored in the pattern generator and sent to FPGA. Then, we

check the result of logic analyzer by the waveform or dump the resulting file for checking. Also, the random simulation and special-case simulation are included. Figure 4.5 shows the connection of FPGA board, pattern generator, and logic analyzer.



Figure 4.5: The connection of FPGA Board, pattern generator, and logic analyzer

The synthesis report of Xilinx ISE is tabulated in Table 4.1 and Figure 4.6 shows one of the simulation results in the special-case simulation.

Table 4. 1: The Synthesis Report

Total equivalent gate count for design	13531	
Clock period	8.763ns	




Figure 4.6: One of the simulation results in the special-case simulation.

4.4 Synthesis Result

We use SYNOPSYS design compiler to synthesize the register-level Verilog file with UMC018 library. The gate counts and the power of each module are shown in Table 4.2 while the clock period is setting to 1.37ns.

Table 4.2: The performance of each synthesized module.

Module Name	Timing(ns)	Area(gates)	Power(mW)
SC Block	1.37ns	3817.0	34.9314
KES	1.37ns	5794.5	27.5
CSEE	1.37ns	3839.9	24.9064
RX_Controller	1.37ns	278.0	2.3808
Total	1.37ns	11596.8	74.9115

Chapter 5

Comparisons

After the detailed description of our design shown in the previous chapter, you may have some doubts and be interested in what the diversity is in our design. This chapter will show you the clear comparisons in algorithm, architecture, and performance with regard to our decoder design graphically.

5.1 Algorithm Compare

Our design is based on the iBM algorithm and do some modifications, then the SiBM algorithm is proposed. So, we show the difference between the conventional iBMA and the proposed iBMA, followed by the comparison of the proposed SiBMA with proposed iBMA in this section.

5.1-1 Conventional iBMA versus Proposed iBMA

Figure 5.1 shows the comparison of iBMA, the conventional algorithm with cyan bottom color and the proposed algorithm with pink bottom color. Then, the differences between these two algorithms are signed in red. Thus in Figure 5.1, the major advantage of our design is that we make the selection of the syndromes ($S_0 \sim S_{15}$)

in the computation of Δ_i the same condition as in the computation of $\Omega^{(i)}$; it can not only save the hardware complexity but also reduce the critical path delay. However, in the conventional algorithm, the selection is different in the form of S_{i+2-j} and S_{i+1-k} as shown.




Figure 5.1: The differences between the conventional iBMA and the proposed iBMA.

5.1-2 Proposed iBMA versus Proposed SiBMA

In order to construct the serial structure of the proposed iBMA, the SiBMA is proposed. It should be noted that Figure 5.2 shows that each terms of the discrepancy in the SiBMA calculated after the calculation of $\Lambda_j^{(i)}$ by one clock cycle as well as the 'Decision Retiming' skill are both used to reduce the critical path delay. Then, the data stream for updating the correction polynomial C(x) is controlled to prevent

special-case data hazard of serial structure. The comparison between proposed iBMA and SiBMA are shown in Figure 5.2.




Figure 5.2: The comparison between the proposed iBMA and the proposed SiBMA.

5.2 Architecture Compare

In this section, the architecture of our design will be compared with conventional ones. The traditional parallel to serial skill and the simpler design in our creative work are both used to reduce the hardware complexity. Also, the critical path bottleneck of conventional BM series structure will be shown and be compared with our design to illustrate the speed-up rate.

5.2-1 Parallel to Serial

As many serial structures in the publications, our design also takes the advantage

of traditional VLSI skill to transform the parallel structure into serial structure to reduce the hardware complexity. Figure 5.3 shows the computation of error-locator polynomial $\Lambda(x)$, our design save more than 2t FFMs (additional 4t register, and t XOR gates are needed), it counts as 4800(=2*8*300) gates at least. In other words, we save 88%(=8/9) hardware complexity in our design.




Figure 5.3: The comparison of the error-locators.




Figure 5.4: The comparison of the discrepancy calculator.

The computation of discrepancy is shown in Figure 5.4, and the reduced hardware is also in the ratio 88%.

As the comparison of Figure 5.5, the hardware complexity of the error-evaluator for evaluating $\Omega(x)$ in the serial structure is 1/8 times the size of that in the parallel structure. If we further combine the error-evaluator into the circuit that we design to calculate the discrepancy, the hardware cost will be additional control circuit at most. Thus, we save 99%(=79/80) hardware complexity in our design.




Figure 5.5: The comparison of the error-evaluators.

5.2-2 Speed up

Some publications shown the critical path delay is $T_{ff} + T_{mult} + T_{xor} + T_{mux_21-4o-1}$, as drawn at the top of Figure 5.6. The control circuit of selection line must settle on a proper initial value in the j=0, and decrease by one in successive clock period. Meaning that one register in the control circuit is needed and then the initial value is

valid while j=1. If additional register is following the 16-to-1 multiplexer, the initial syndrome value cannot be multiplied by Λ_0 while j=1. The timing mismatch can be solved by some modifications. The middle of Figure 5.6 shows the efficient design and the reduced critical path is in the ratio 25% (=1.97/1.57). Nevertheless, there is a little longer than desirable cycle time, so the 'Assimilative Coefficient' is adopted as shown at the bottom of Figure 5.6. Then, the overall speed-up rate is 45% (=1.97/1.37).




Figure 5.6: The comparison of the control circuits for syndrome selection.

In the normal condition, the decision of the degree in the i-th iteration and the data stream for updating C(x) must be determined in the first cycle of the i-th iteration. It will increase the critical path delay, so the 'Decision Variation' is adopted to fetch through this bottleneck. As illustrated in the figure 5.7, the normal condition drawn with yellow bottom-color is having the critical path delay about 2.17ns. However, the structure in our elaborate design keeping the maximum path delay is still 1.37ns as shown in the right side with mauve bottom-color. In other words, we have speed up the clock rate in the ratio 58%.




Figure 5.7: The comparison between the normal condition and the "Decision Variation".

5.2-3 Simpler Design

In this section, we list some of our simpler design that have never remarked in other technical literature. Especially, the common compensator and the purpose-built address line are employed to reduce the hardware complexity greatly.

The t-decoder

As mentioned in Section 3.2, for multi-mode applications, the t-decoder is

exploited to dominate the sixteen cells in the encoder or in the syndrome calculator. We make some comparisons between conventional and our design as shown in Figure 5.8. The hardware complexity is greatly reduced in the ratio 80%. It is also, the RTL code shown that our design is just occupying one line.




Figure 5.8: The comparison of the t-decoders.

The common compensator

Recall in Section 3.6, the common compensator is employed to adjust starting point of Chien's Search and to evaluate the corresponding error value. Thus in Figure 5.9, there are (15+1) FFMs in the conventional compensator design but only 2 FFMs in the common-compensator design. In other words, we reduce the hardware complexity in the ratio 88% (=14/16).




Figure 5.9: The comparison between the conventional design and the common compensators.




Figure 5.10: The comparison of the storage element with and without purpose-built address line.

The storage element shown in Figure 5.10 is the lowest hardware complexity in the multi-mode design that I have tried. The purpose-built address line is utilized to reduce the hardware cost and to increase the flexibility of inserting data stream. If the register with yellow mark is controlled by the purpose-built address line, the hardware cost will be about half of the without one as shown in the left side of this picture. The overall storage element design can be reduced in the ratio of 40%, and any data stream can be stored into this element easily by setting this address line in a proper condition. It is why the output data stream of common compensator described in Section 3.6 and shown in Figure 5.9 can be inserted in this element.

5.3 Performance Compare

Fortunately, our design can not only operate at higher clock rates but also have lower hardware complexity for multi-mode applications. Table 5.1 shows the comparison with other design of publications. In this table, the hardware complexity of our decoder design is the lowest, and clock rate is the fastest except the third column synthesized in the more advanced technology and with huge area.

Table 5.1: The comparison with publications.

m=8			Multi-Mode				
Publications	[30] IEE2001	[31] IEEE 2003	[32] IEEE2003	[33] IEEE 2005 PrME	[12] ISCAS2006	[12] ISCAS2006	Proposed
KES Unit	43100	44700	102500	17000	9566	10405	5794.5

Decoder (w/o FIFO)	NA	54000	115500	24600	20224	22931	11596.8
Clock Rate (MHz)	300	300	770	625	400	400	730
Technology	0.16	0.13	0.13	0.13	0.18	0.18	0.18



Chapter 6

Conclusions & Future work

6.1 Summary

The main characters of our design focus on the high performance multi-mode systems. In this work, a SiBM algorithm for solving the key equations is proposed. Then, a propose SiBM architecture is presented and many VLSI knacks are employed to reduce the hardware complexity as well as the critical path delay. For instance, a simpler t-decoder, a common compensator, and the assimilative coefficient skill as well as the purpose-built address line are employed in the multi-mode system, the hardware complexity is reduced. For speeding up the critical path delay, the "Decision Variation" is exploited in the KES block.

All functionalities of our design are verified by one hundred-million random code-words and special patterns simulation. Furthermore, the FPGA simulations are also regular, that is, our design can work well in the real world. For comparing with other designs, we must evaluate the performance by the design complier. For the valid estimation, the gate-level simulation is performed. After check all functionalities of synthesized gate-level hardware, the report shows the clock period is 1.37ns with 11596 gates. That is, the data rate can reach 5.84Gbps at maximum clock rate

730MHz.

6.2 Future Works

To make a comprehensive survey of our design, the contributions almost focus on the architecture design. This is just because we too take the gate-count to heart in the beginning of research to disregard other good ideas, such as reconfigurable property, universal architecture or a well-designed soft decision decoding. In fact, these contributions are greater than the low-complexity ones while the technology with giant strides. So, we should make more efforts in the research and design of innovating algorithms in the future.

Bibliography

- Reed, I. S. and Solomon, G., 1960. Polynomial Codes over Certain Finite Fields, J. SIAM., Vol. 8, pp. 300-304, 1960.
- [2] Bose, R. C. and Chaudhuri, D. K. R., 1960. On a class of error-correcting binary group codes. Inf. Control, Vol. 3, 1960.
- [3] Hocquenghem, A., 1959. Codes correcteurs d'erreurs, Chiffres., Vol. 2, 1959.
- [4] S. Whitaker, J. Canaris, and K. Cameron, "Reed-Solomon VLSI codec for advanced television," IEEE Trans. Circuits System Video Technol., vol. 1, pp.230-236, June 1991.
- [5] I.S. Reed, R. He, X. Chen, and T.K. Truong, "Application of Grobner bases for decoding Reed-Solomon codes used on CDs," IEE Proceedings-Computers and Digital Techniques, vol. 145, issue. 6, pp. 369-376, Nov. 1998.
- [6] H.C. Chang, C.B. Shung, "A (208,192;8) Reed-Solomon decoder for DVD application," IEEE International Conference, pp. 957-960, vol. 2, 1998.
- [7] "Annex B to ITU-T Recommendation J.83, Digital multi-programme systems for television sound and data services for cable distribution," Oct. 1995.
- [8] Walter Y. Chen, "DSL: Simulation Techniques and Standards Development for Digital Subscriber Line Systems," Macmillan Technical Publishing, Indianapolis, 1998.
- [9] Dennis J. Rauschmayer, "ADSL/VDSL Principles: A Practical and Precise Study of Asymmetric Digital Subscriber Lines and Very High Speed Digital Subscriber Lines," Macmillan Technical Publishing, Indianapolis, 1999.
- [10] H.-C. Chang and C. Shung, "A Reed-Solomon product code (RS-PC) decoder for

- DVD applications," in *Int. Solid-State Circuits Conf.*, San Francisco, CA, Feb. 1998, pp. 390–391.
- [11] W. Wilhelm, "A new scalable VLSI architecture for Reed-Solomon decoders," IEEE J. Solid-State Circuits, vol. 34, pp. 388–396, Mar. 1999.
- [12] Ming-Der Shieh, Yung-Kuei Lu, Shen-Ming Chung, and Jun-Hong Chen," Design and Implementation of Efficient Reed-Solomon Decoders for Multi-Mode Applications," in Digital Object Identifier 10.1109/ISCAS.2006.1692579, 21-24 May 2006 Page(s):4 pp.
- [13] E. R. Berlekamp, G. Seroussi, and P. Tong, Reed-Solomon Codes and Their Applications, S. B.Wicker and V. K. Bhargava, Eds. Piscataway, NJ: IEEE Press, 1994. A hyper-systolic Reed-Solomon decoder.
- [14] S. Kwon and H. Shin, "An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs," *IEEE Trans. Consumer Electron.*, pp. 1019–1027, Nov. 1997.
- [15] P. Tong, "A 40 MHz encoder-decoder chip generated by a Reed-Solomon code compiler," Proc. IEEE Custom Integrated Circuits Conf., pp. 13.5.1–13.5.4, May 1990.
- [16] R. E. Blahut, Theory and Practice of Error-Control Codes. Reading, MA: Addison-Wesley, 1983.
- [17] E. R. Berlekamp, Algebraic Coding Theory. New York: McGraw-Hill, 1968.
 (revised ed.—Laguna Hills, CA: Aegean Park, 1984).
- [18] J. L. Massey, "Shift-register synthesis and BCH decoding," *IEEE Trans. Inform. Theory*, vol. IT-15, pp. 122–127, Mar. 1969.
- [19] D. V. Sarwate, and N. R. Shanbhag, "High-Speed Architectures for Reed-Solomon Decoders", IEEE Transactions on VLSI systems, vol. 9, no. 5, pp. 641-655. October 2001.

- [20] C.K.P Clarke, Reed-Solomon error correction, BBC Research & Development, July 2002.
- [21] E. Berlekamp, Algebraic Coding Theory, New York: McGraw-Hill, 1968.
- [22] J. Massey, "Shift-register synthesis and BCH decoding," IEEE Trans. Inform. Theory, vol. IT-15, pp122-127, Jan. 1969
- [23] S. Lin and D. Costello, Error Control Coding: Fundamentals and Applications, Englewood Cliffs., NJ: Prentice-Hall, 1983.
- [24] I. Reed, M. Shih, and T.-K. Truong, "VLSI design of inverse-free Berlekamp-Massey algorithm", Proc. Inst. Elect. Eng. pt. E, vol. 138, pp. 295–298, Sept.1991.
- [25] K.-Y. Liu, "Architecture for VLSI Design of Reed-Solomon decoders", IEEE Trans. Comput., vol. C-33, pp. 178–189, Feb. 1984.
- [26]Hsie-Chia Chang, and Shung, C.B, "New serial architecture for the Berlekamp-Massey algorithm," IEEE Trans. on Commun., Page(s):481 483, April, 1999.
- [27]Chien-Ching Lin, Fuh-Ke Chang, Hsie-Chia Chang, and Chen-Yi Lee, "An Universal VLSI Architecture for Bit-parallel computation in GF(2m)," *IEEE Asia-Pacific Conference Circuits and Systems*, 6-9 Dec, 2004
- [28]Fuh-Ke Chang, Chien-Ching Lin, Hsie-Chia Chang, and Chen-Yi Lee, "An Universal Architecture for Reed-Solomon Erasure Decoder," *IEEE ASSCC*, 1-3 Nov, 2005
- [29] G. Forney, "On decoding BCH codes," IEEE Trans. Inform. Theory, vol. IT-11, pp.549–557, Oct. 1965
- [30] H. Lee, "Modified Ecuclidean Algorithm Block for High-Speed Reed-Solomon Decoder." IEE Electronics Letters, vol.37, no. 14, pp903-904, July 2001.
- [31] H. Lee, "An Area-Efficient Euclidean Algorithm Block for Reed-Solomon

Decode," proc. IEEE Computer Society Annual Symposium on VLSI, pp.209-210, Feb. 2003.

[32] H. Lee, "High-Speed VLSI Architecture for parallel Reed-Solomon Decoder," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 2, pp.288-294, April 2003.

[33] Hanho Lee, "A High-Speed Low-Complexity Reed-Solomon Decoder for Optical Communications" IEEE Transactions on circuits and systems, vol. 52, NO. 8, August 2005.



Vita

蘇建毓,民國六十八年出生於高雄市。民國九十年自私立義守大學電子工程學系取得學士學位,九二年退役後於電子業界工作二年餘,並於九四年進入國立交通大學IC設計產業研發碩士班就讀。作者從事之研究領域為無線通訊系統及儲存元件之通道解碼器架構設計與硬體實作。民國九十七年一月取得碩士學位,學位論文題目為:「適用於多模式高速通訊系統之低複雜度里德所羅門編解碼模組」。

