國立交通大學

電機學院 IC 設計產業研發碩士班

溝渠式橫向金氧半場效電晶體分析與最佳化設計之研究

Study on the analysis and optimization design of

Trench LDMOSFET



研究生:林宏春Hung-Chun Lin指導教授:羅正忠 博士Dr. Jen-Chung Lou

中華民國九十七年一月

溝渠式橫向金氧半場效電晶體分析與最佳化設計之研究

Study on the analysis and optimization design of Trench LDMOSFET

研究生:林宏春

Student : Hung-Chun Lin

指導教授:羅正忠 博士

Advisor : Dr. Jen-Chung Lou



電機學院 IC 設計產業研發碩士班



Submitted to College of Electrical and Computer Engineering National Chiao Tung University

in partial Fulfillment of the Requirements

for the Degree of

Master

in

Industrial Technology R & D Master Program on IC Design

January 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年一月

溝渠式橫向金氧半場效電晶體分析與最佳化設計之研究

研究生:林宏春

指導教授:羅正忠 博士

國立交通大學電機學院產業研發碩士班



隨著半導體產業的興起,高功率元件經常被應用在許多電力電子方面。功率 金氧半場效電晶體是功率元件其中一種,分別為橫向式與垂直式的結構。功率元 件為了與平面製程整合,必須設計成橫向式的結構,這就是橫向式金氧半場效電 晶體,它的特性是高的崩潰電壓與高的導通電阻。在本論文中,我們選擇溝渠式 橫向金氧半場效電晶體和使用模擬工具如ISE TCAD和MINITAB以減少面積和導通電 阻,以期待設計出150V的功率元件,並比較溝渠式橫向金氧半場效電晶體和橫向 金氧半場效電晶體間的效能。

最後,我們以電腦模擬得到在不同的情況下設定的崩潰電壓(300V)與導通電阻,並且運用田口方法得到最佳化的設計。

Study on the analysis and optimization design of Trench LDMOSFET

Student : Hung-Chun Lin

Advisor : Dr. Jen-Chung Lou

Industrial Technology R & D Master Program of Electrical and Computer Engineering College National Chiao Tung University

ABSTRACT

Power devices are widely applied to power electronics owing to great semiconductor industry. Power MOSFET is one kind of power devices, which has lateral and vertical structures. In order to integrate power MOSFET with planar IC process, this device must be designed the lateral structure, which is LDMOSFET. The characteristics of LDMOSFET are high breakdown voltage and high on-resistance. In this thesis, we choose Trench LDMOSFET and use simulation tools like ISE TCAD and MINITAB to reduce area and on-resistance, and look forward to design of 150V power device, and compare efficiency with LDMOSFET.

Finally, we use computer simulation to obtain the detail of breakdown voltage (300V) and on-resistance under different situations, and apply Taguchi Methods to gain optimal design.

誌謝

此篇論文之所以能順利完成,首先需感謝指導教授羅正忠博士平日的細心指導,並且要感謝林柏村博士的支援與幫助。在這二年的學習過程中,讓我學習到研究的態度及方法,也讓我的本職學能不斷的累積與進步。

在研究所求學這段期間內,我特別要感謝523實驗室的所有人,因 為有大家的陪伴,讓我在研究所的日子留下美好的回憶。

最後,感謝我最親愛的家人,由其是要感謝妻子孟妙無怨無悔的 付出,因為她的支持和體諒,使我可以順利完成學業。小女佑真和未 出生的雙胞胎更是我甜蜜的助力。希望能以此論文的完成,獻給曾經 給我關心和幫助的人。

Contents

Abstract (Chinese)	I
Abstract (English)	II
Acknowledgment (Chinese)	III
Contents	IV
Table Captions	VI
Figure Captions	VII

Chapter 1 Introduction of Power MOSFET

1.1 General Background	1
1.2 Motivation	7

1.3 Organization of This Thesis-----8

Chapter 2 Review of Principle

2.1 Structure and operation of LDMOSFET	9
2.2 Breakdown of LDMOSFET	-12
2.3 On-Resistance of LDMOSFET	17
2.4 RESURF LDMOSFET	-20

Chapter 3 Analysis and Design of Trench LDMOSFET

3.1 Structure Analysis of LDMOSFET	-24
3.2 Disadvantage of RESURF LDMOSFET	36
3.3 Advantage of Trench LDMOSFET	-38
3.4 Design of Trench LDMOSFET	40
3.5 Efficiency Analysis	-56

Chapter 4 Optimal design of Trench LDMOSFET

4.1 Introduction to experiment methods	58
4.2 Procedure of Taguchi Methods	60

Chapter 5 Conclusions and Suggestions of Future Work

5.1 Conclusions	74
5.2 Suggestions of Future Work	75

References 7	76	5
---------------------	----	---



Table Captions

Chapter3

Table 3.1 Process procedure of Trench LDMOSFET	45
Table 3.2 Parameter comparison of Power MOSFET	57

Chapter4

Table 4.1 Data of control factor and level	-64
Table 4.2 Orthogonal Arrays for L ₈ (2 ⁷)	-65
Table 4.3 Interaction for L ₈	-66
Table 4.4 Data of simulation experiments	-67
Table 4.5 Analysis of Variance table	-68
Table 4.6 The contrast of original and optimal Trench LDMOSFET	-73

Figure Captions

Chapter1

Figure 1.1 Applications for power semiconductor devices	5
Figure 1.2 The VMOSFET Structure	5
Figure 1.3 The DMOSFET Structure	6
Figure 1.4 The UMOSFET Structure	6

Chapter2

Figure 2.1 Conventional structure of DMOSFET	-11
Figure 2.2 Structure of LDMOSFET	-11
Figure 2.3 Reverse biased pn junction	-14
Figure 2.4 Resistance of LDMOSFET	-18
Figure 2.5 Potential distribution of LDMOSFET	19
Figure 2.6 Lateral RESURF structure full depletion	21
Figure 2.7 Electric field comparison at the surface	-22

Chapter3

Figure 3.1 Structure of LDMOSFET	25
Figure 3.2 Breakdown voltage of cell pitch	-26
Figure 3.3 On-resistance of cell pitch	-26
Figure 3.4 Non-RESURF structure of LDMOSFET	28
Figure 3.5 RESURF structure of LDMOSFET	-28
Figure 3.6 Breakdown voltage of substrate concentration	-29

Figure 3.7 On-resistance of substrate concentration	29
Figure 3.8 Breakdown voltage of concentration of drift region	31
Figure 3.9 On-resistance of concentration of drift region	31
Figure 3.10 Breakdown voltage of epi depth	32
Figure 3.11 On-resistance of epi depth	32
Figure 3.12 Breakdown voltage of P-base concentration	34
Figure 3.13 On-resistance of P-base concentration	34
Figure 3.14 Breakdown voltage of P-base depth	35
Figure 3.15 On-resistance of P-base depth	35
Figure 3.16 Potential distribution of LDMOSFET (20um)	37
Figure 3.17 Electric field distribution of LDMOSFET (20um)	37
Figure 3.18 Structure of Trench LDMOSFET	38
Figure 3.19 Electric field of Trench LDMOSFET	39
Figure 3.20 Electric field of Trench LDMOSFET	40
Figure 3.21 Breakdown voltage of Trench LDMOSFET	42
Figure 3.22 Output Characteristics of Trench LDMOSFET	44
Figure 3.23 Process Flow Chart	46
Figure 3.24 Process Flow Chart	46
Figure 3.25 Process Flow Chart	46
Figure 3.26 Process Flow Chart	47
Figure 3.27 Process Flow Chart	47
Figure 3.28 Process Flow Chart	47
Figure 3.29 Process Flow Chart	48
Figure 3.30 Process Flow Chart	48
Figure 3.31 Process Flow Chart	49
Figure 3.32 Process Flow Chart	49

Figure 3.33 Breakdown voltage of Trench depth	51
Figure 3.34 On-resistance of Trench depth	51
Figure 3.35 Structure parameter of Trench LDMOSFET	52
Figure 3.36 Breakdown voltage of L1 length	53
Figure 3.37 On-resistance of L1 length	53
Figure 3.38 Breakdown voltage of Polysilicon Gate length	-55
Figure 3.39 On-resistance of Polysilicon Gate length	-55

Chapter4

Figure 4.1 Breakdown voltage of original Trench LDMOSFET61
Figure 4.2 On-resistance (Ron) of original Trench LDMOSFET61
Figure 4.3 Format of Cause and Effect Diagram63
Figure 4.4 Analysis of Cause and Effect Diagram63
Figure 4.5 Linear Graph for $L_8(2^7)$ 66
Figure 4.6 Response graph of control factor70
Figure 4.7 Response graph of interaction (Epi Con.*P-Base Con.)71
Figure 4.8 Breakdown voltage of optimal Trench LDMOSFET72
Figure 4.9 On-resistance (Ron) of optimal Trench LDMOSFET73

CHAPTER 1

Introduction of Power MOSFET

1.1General Background

The theory of Field Effect Transistor had been advent around 1920~1930 which is 20 years before the Bipolar Junction Transistor has been invented, which is from 1940's and through early 1950s. At that time J.E. Lilienfeld of America suggested a transistor model having two metal contact at each side with metallic plate (Aluminum) on top of the semiconductor. The electric field at the semiconductor surface formed by the voltage supplied at the metallic plate enabled the control of the current flow between the metal contacts, and this was the initial conception of the Field Effect Transistor.But due to the immature semiconductor materials and the technology, the progress of the development was very sluggish. In 1952, W. Shockely introduced JFET (Junction Field Effect Transistors), in 1953, Dacey and Ross materiallized it. In JFET, the metallic plate of Lilienfeld structure was replaced by PN junction, and named the metal contact as source and drain, and also named the field effect electrode as gate. Even though there were continuous research of small-signal MOSFET after that, there was no prominent result for the power MOSFET, and the commercially available products started to come out by 1970s [1].

In the power MOSFET, the control signal is applied to a metal gate electrode that is separated from the semiconductor surface by an intervening insulator (typically silicon dioxide). The control signal required is essentially a bias voltage with no significant steady-state gate current flow in either the on-state or the off-state. Even during the switching of the devices between these states, the gate current is small at typical operating frequencies because it serves only to charge and discharge the input gate capacitance. The high input impedance is a primary feature of the power MOSFET that greatly simplifies its gate drive circuitry.

Power devices play a crucial role in the regulation and distribution of power and energy in the world. By some estimates, more than 60 percent of all the power utilized in the United States flows through at least one power device and more often through multiple devices. Consequently, the performance of power rectifiers and switches has a significant impact on the efficient use of electricity. In the power electronics community, it is well recognized that the improvements in system performance in terms of efficiency, size and weight are driven by enhancements made in semiconductor device characteristics. Some of the prominent applications for power semiconductor devices are shown in Figure 1.1, where the boxes indicate the device voltage and current ratings required to meet the system needs. It is obvious that the device ratings span a very broad range of voltages and currents. At relatively low voltages (< 100V), two important applications are in power supplies for computers, telecommunications or office equipment, and for automotive electronics. With the proliferation of personal computers, an improvement in the efficiency of the power supply is essential to reduce wastage of electricity. This will also lead to a reduction in the size and weight of the computer, which is attractive to consumers. The growth in power device applications in automotive electronics is occurring due to the introduction of the multiplex bus architecture to replace point-by-point wiring in order to enhance manufacturability and reduce the weight of the wiring harness. Such a multiplex bus architecture can only be implemented by using smart power control at each of the large number of loads (lamps, motors, etc.) that are distributed throughout the car.

Due to its many attractive features, there has been a concerted effort to optimize its structure, design, and process technology. The development of discrete devices has followed the basic concept of the lateral channel structure and vertical channel structure. The lateral channel structure, all the drain, gate, and the source terminal are placed on the surface of a silicon wafer, and it is suitable for the integration but not for obtaining high power ratings as the length between the source region and the drain region must be far away from each other to obtain better voltage blocking capability, and as the drain-to-source current is inversely proportional to the length. The vertical channel structure, The drain and the source are placed in the opposite side of the wafer, and it is suitable for a power device as more space could be used as source region, and as the length between the source region is reduced, it is possible to increase the drain-to-source current rating, and it could also increase voltage blocking capability by growing the epitaxial layer (drain drift region).

Three discrete vertical channel power MOSFET structures have been explored. The first structure was the vertical channel V-MOS power FET, shown in Figure 1.2, this structure has V-groove at the gate region and it is the first commercialized structure. But as there was stability problem in manufacturing, and the high electric field at the tip of V-groove, this VMOSFET structure was pushed out by the DMOSFET structure. A cross-section of the DMOSFET structure is provided in Figure 1.3. This DMOSFET structure is fabricated by using planar diffusion technology with a refractory gate, such as polysilicon, as a mask. It has double-diffusion structure having P-base region and N⁺ source region, and it is the most commercially successful structure. The third power MOSFET structure, shown in Figure 1.4, this structure has U-groove at the gate region. This structure has higher channel density so that it can reduce on-resistance compared to the VMOSFET and the DMOSFET. UMOSFET structure using trench etching technique was commercialized in 1990s.





Figure 1.2 The VMOSFET Structure



Figure 1.3 The DMOSFET Structure



Figure 1.4 The UMOSFET Structure

1.2 Motivation

In recent years, industries of LCD (Liquid Crystal Display) be progressed very quickly. When dots per inch (dpi), brightness and responding speed of LCDs are improved in every generation, the LCD driver IC must develop in the trend of high frequency and high voltage.

According to report of TSMC, Display technology is one of the fastest growing high voltage market segments. Flat panel displays, such as LCD displays, PDP and OLED displays, all use high voltage technology to produce driver ICs. The display compound annual growth rate (CAGR) over the next few years is 20-30%, with total revenues near \$9 billion in driver IC consumption in 2006. The power management IC market is another fast growing segment. Power management devices provide power supplies and power devices for all electronics and are tied to the total electronic market growth. Analysts predict a CAGR of 15% for the next few years. Other popular applications, such as automotive and communication interface ICs and micro-mirror displays, require high voltage process technologies.

Applications of PICs (Power Integrated Circuits) are very popular in IT industry. Lateral power device is integrated into low-power circuits is current trend. In general, function of PICs request high efficiency, low cost, low consumption, small area. Therefore, using power device is Lateral DMOSFET, it is easy to integrated into plannar process, but conventional LDMOSFET has two disadvantage like high on-resistance and large area. In this thesis, we improve LDMOSFET to choose Trench LDMOSFET, that is to say, drift layer of LDMOSFET adds to silicon dioxide of trench, it's method to reduce on-resistance and area of device, and use the high voltage and low on-resistance property of Trench LDMOSFET to provide a high voltage device in LCD driver ICs. Power device simulator (ISE TCAD) [2] is used to simulate and evaluate the electrical and structural property of power device in order to get optimal process parameters.

1.3 Organization of This Thesis

This dissertation is divided into five chapters. The contents in each chapter are described as follows.

In chapter 2, this section focus on review of principle of LDMOSFET.

In chapter 3, this section focus on analysis and design of Trench LDMOSFET.

In chapter 4, and use Taguchi Methods to improve best efficiency of higher voltage and lower on-resistance of Trench LDMOSFET.

In chapter 5, this section includes the conclusions and the future work of this study.

CHAPTER 2

Review of Principle

Power MOSFETs in power integrated circuits, in the main, to do function of the switch. When the switch is off-state, power device come into being open circuit, which bear higher reverse voltage to avoid breakdown. Besides, the switch is on-state, power device come into being short circuit, which can help current pass through, moreover on-resistance is becoming more and more low. It is important to improve the power device performance by optimizing on-resistance for a given area and a breakdown voltage. A cost effective and elegant method to utilize such a trade-off between on-resistance and breakdown voltage is to optimize the device layout.

2.1 Structure and operation of LDMOSFET

Power MOSFETs have been widely applied to power electronics owing to great semiconductor industry, and have vertical channel and lateral channel structures. The power MOSFET in this thesis is LDMOSFET (Laterally Diffused MOSFET).What is LDMOSFET [3], in other words, this is lateral DMOS. In general, DMOS is a vertical structure, as shown in Figure 2.1. It is different to have Drain on the substrate of DMOSFET between DMOSFET and LDMOSFET. But Drain is on the surface of LDMOSFET, as shown in Figure 2.2.

/ I I I I I

LDMOSFET is an asymmetric power MOSFET designed for high on-resistance

and high blocking voltage. These features are obtained by creating a diffused p type channel region in a low-doped n type drain region. The low doping on the drain side results in a large depletion layer with high blocking voltage. The channel region diffusion can be defined with the same mask as the source region, resulting in a short channel with high current handling capability. The relatively deep p type diffusion causes a large radius of curvature at the edges, which eliminates the edge effects. While the device name implies that the fabrication require a diffusion, the dopants can just as well be implanted and annealed. Diffusion can be used in addition to further increase the junction depth and radius of curvature. The device can be fabricated by diffusion as well as ion implantation. The p type region is formed first, followed by shallow p^+ and n^+ regions. The n^+ regions provide both source and drain contact regions. The p^+ region contacts the p type body, which is typically shorted to the source, and eliminating the body effect.

It is the same to have operation principle of LDMOSFET and conventional MOSFET. For n channel LDMOSFET, positive voltage on the gate is increasing, and then electron in the P-base are attracted, and form a channel. Finally, the electron take shape a route, which include source, channel, drift layer and drain.



Figure 2.1 Conventional structure of DMOSFET



Figure 2.2 Structure of LDMOSFET

2.2 Breakdown of LDMOSFET

In power devices, large electric fields can occur both within the interior regions of the device where current transport takes place and at the edges of the devices. The voltage is supported across a depletion layer formed across either a PN junction, a metal semiconductor interface, or a metal oxide semiconductor interface. The electric field that exists across the depletion layer is responsible for sweeping out any holes or electrons that enter this region by the process of either space charge generation or by diffusion from the neighboring quasi-neutral regions. When voltage is increased, the electric field in the depletion region increases and the mobile carriers are accelerated to higher velocities. In the case of silicon, the mobile carriers attain a saturated drift velocity of about 1×10^7 cm/sec. when the electric field becomes larger than 1×10^5 V/cm. In general, power devices cause breakdown which have 2 main kinds, Avalanche breakdown and Zener breakdown.

2.2.1 Avalanche Breakdown

Avalanche breakdown is caused by impact ionization of electron-hole pairs by carriers that have gained energy by accelerating in the high electric field in the depletion region of a reversed biased PN diode. The ionization rate is quantified by the ionization constants of electrons and holes, α_n and α_p [4]. These ionization constants are defined as the change of carrier density with position divided by the carrier density or:

$$d_M = \alpha_n M dx \tag{2.1}$$

The ionization causes a generation of additional electrons and holes. In order to compute the BV, it is necessary to determine the condition under which the impact ionization achieves an infinite rate. Generation of electron-hole pairs due to impact ionization requires a certain threshold energy (approximately 3.6eV for electrons and 5.0eV for holes in silicon) and the possibility of acceleration of the energy of electrons and holes, i.e. wide space charge regions. If the width of the space charge region is larger than the mean free path of carriers, charge multiplication occurs, which can cause electrical breakdown.

Consider a reverse-biased parallel-plane N⁺P junction with a positive bias applied to the N⁺ region (see Figure 2.3). Under the influence of the electric field E in the depletion region, the electron will be swept towards the N⁺ region and the hole will be swept towards the P region. Using the definitions for the ionization coefficients, the hole will create ($\alpha_p dx$) electron-hole pairs after traveling a distance (dx) and the electron will create ($\alpha_n dx$) electron-hole pairs. The total number of electron-hole pairs M(x) created in the depletion region by a single electron-hole pair generated at a distance(x) is given by

$$M(x) = 1 + \int_{0}^{x} \alpha_{n} M(x) dx + \int_{x}^{W} \alpha_{p} M(x) dx$$
 (2.2)

where W is the depletion layer width



The integrations are performed along field lines through the depletion region. A

solution of this integral equation is

$$M(x) = \frac{\exp\left[\int_{0}^{x} (\alpha_{n} - \alpha_{p}) dx\right]}{1 - \int_{x}^{w} \alpha_{p} \exp\left[\int_{0}^{x} (\alpha_{n} - \alpha_{p}) dx\right] dx}$$
(2.3)

M(x) is commonly known as the multiplication coefficient. The breakdown voltage is defined as the voltage at which M(x) reaches infinity. It occurs if the

following integral equals one

$$\int_{x}^{W} \alpha_{p} \exp\left[\int_{0}^{x} (\alpha_{n} - \alpha_{p}) dx\right] dx = 1$$
(2.4)

The left-hand side of equation (2.4) is known as the ionization integral. With the approximation given in the avalanche breakdown condition corresponds to

$$\int_{0}^{W} \alpha_{eff} dx = 1$$
 (2.5)

The multiplication factor is commonly expressed as a function of the applied voltage and the breakdown voltage using the following empirical relation:

$$M = \frac{1}{1 - \left|\frac{Va}{Vbr}\right|^n}$$
(2.6)

Where n is in the range 2 to 6

Va is the applied (reverse) voltage Vbr is the breakdown voltage

2.2.2 Zener Breakdown

Zener breakdown occurs in heavily doped PN junctions. The heavy doping makes the depletion layer extremely thin. So thin, in fact, carriers can't accelerate enough to cause impact ionization. With the depletion layer so thin, however, quantum mechanical tunneling through the layer occurs causing current to flow. The temperature coefficient of the Zener mechanism is negative breakdown voltage for a particular diode decreases with increasing temperature. However, the temperature coefficient is essentially independent of the rated breakdown voltage, and on the order of -3 mV/K [4].

In a Zener diode either or both breakdown mechanisms may be present. At low doping levels and higher voltages the avalanche mechanism dominates while at heavy doping levels and lower voltages the Zener mechanism dominates. At a certain doping level and around 6 V for Si, both mechanism are present with temperature coefficients that just cancel. It is possible to make Zener diodes with quite small temperature coefficients.

Neither Zener nor Avalanche breakdown are inherently destructive in that the crystal lattice is damaged. However, the heat generated by the large current flowing can cause damage, so either the current must be limited and/or adequate heat sinking must be supplied.

2.3 On-Resistance of LDMOSFET

Power devices in power integrated circuits, in the main, to do function of the switch. When the switch is on-state, and get lower on-resistance. Therefore, designing power devices need to know combination of on-resistance, and can get effective design and analysis. In structure of LDMOSFET, on-resistance is combined by three main resistance [1], which channel resistance (R_{ch}), accumulation resistance (R_a) and drift region resistance (R_d). Thus on-resistance is as follows.

$$R_{on} = R_{ch} + R_a + R_d \tag{2.7}$$

2.3.1 Channel Resistance



The definition of the LDMOSFET channel resistance is the same as that of the basic MOSFET. The contribution from the channel depend on the ratio (channel length/width), the gate oxide thickness (C_{ox}), and the gate drive voltage (V_G). To calculate the contribution from the channel, consider the resistance of LDMOSFET cell structure shown in Figure 2.4, The channel resistance (R_{ch}) per cm² for the linear cell structure is given by:

$$R_{ch} = \frac{L_{ch}}{W\mu_{ns}C_{ox}(V_G - V_T)}$$
(2.8)

Where W is channel width

 L_{ch} is channel length μ_{ns} is electron mobility of channel surface

Cox is gate oxide of capacitance



Figure 2.4 Resistance of LDMOSFET

2.3.2 Accumulation Layer Resistance

The resistance of the accumulation layer (R_a) accounts for the current spreading from the channel into JFET region. The accumulation layer resistance is dependent upon the charge in the accumulation layer and the mobility for free carriers at the accumulated surface. Thus, the inference of accumulation layer resistance is similar to channel resistance. The accumulation layer resistance per cm² is:

$$R_{A} = \frac{KL_{A}}{W\mu_{nA}C_{ox}\left(V_{G} - V_{TA}\right)}$$
(2.9)

Where LA is length of accumulation layer (from the edge of the P-base region to the right of the polysilicon gate (point A).

 μ_{nA} is electron mobility of carrier accumulation of epitaxial layer surface.

V_{TA} is critical voltage of accumulation region.

K is a proportionality constant.

2.3.3 Drift Region Resistance

Drift region is in cell structure of LDMOSFET, and have a low concentration of epitaxial layer. We regard LDMOSFET as MOSFET plus a resistance, which is drift region resistance (R_D). Therefore, the drift region resistance is estimated by formula of resistance.

$$R = \rho_D \frac{L}{A} \tag{2.10}$$

Where ρ_D is resistivity of drift layer region.

L is length of electron path.

A is cross sectional area of electron pass through.

Figure 2.5 is potential distribution of LDMOSFET operate mode. In order to estimate drift layer resistance, and use formula of integration to compute length and



19

2.4 RESURF LDMOSFET

High voltage devices usually require thick and low doped epitaxial layer, which makes them difficult to integrate with low voltage circuitry. Because of the high resistivity epitaxial layer, the on-state resistances of such devices is large. In 1979 Appels and Vaes suggested the reduced surface field (RESURF) concept [5]. The RESURF concept [6] gives the best trade-off between the breakdown voltage and the on-resistance of lateral devices. It has been shown that a lateral diode with a thin n type epitaxial layer on a lowly doped p substrate can give a higher breakdown voltage than a conventional lateral diode.

As shown in Figure 2.6 for a certain range of the n epitaxial (drift region) thickness and doping, the depletion region covers almost all the area of the thin epitaxial layer. It allows the depletion region to extend further than for the corresponding one-dimensional lateral diode without p substrate. As a result the surface field is decreased, and higher voltages can be applied to the devices. This is the well known RESURF effect. For an optimum doping and thickness of the n layer, a uniformly distributed voltage across the silicon surface in the drift region can be seen and a bulk breakdown voltage can be achieved. The breakdown voltage of lateral RESURF devices is limited by the substrate doping. The charge of the n layer determines the resistance of the drift region which is the most critical parameter of high-voltage devices. Together with the length of the drift region it will determine the on-resistance and current handling capability of the device.



Figure 2.6 Lateral RESURF structure full depletion

The RESURF technology has been one of the most frequently applied methods for the design of high-voltage lateral devices with low on-resistance [7,8,9]. It has been successfully used for lateral high-voltage devices such as diodes and LDMOS transistors for 20-1200V. This technology provides an efficient way to integrate high voltage devices with low voltage circuitry. The traditional RESURF structure is constructed by a lateral P⁺N diode (P⁺/N epitaxial) that defines the on-resistance characteristic of the device and a vertical P/N diode which supports a space charge depletion region enabling high BV (breakdown voltage).

The lateral BV of this structure depends on the N-epi net charge of the drift region, which is given when the N-epi net doping is integrated from the surface to the vertical PN junction (P substrate/N-epi) along the cut line A in Figure 2.6. Assuming that the N-epi layer is fully depleted with optimum drift dose, the maximum BV is determined by the BV of the vertical PN diode (P substrate/N epitaxial). The drift region resistance is inversely proportional to the net charge in this region. Due to the vertical junction of the RESURF structure, a second electric field peak forms at the n^+ cathode of the device. As shown in Figure 2.7 the electric field at the surface of the RESURF device (after full depletion) assumes a parabolic rather than a linear distribution which can be seen in conventional high voltage devices. It helps to reduce the electric field at the surface of the device during off-state.



Figure 2.7 Electric field comparison at the surface

The basic properties of RESURF structures are determined by the P substrate doping concentration (Csub), the N-epi layer doping concentration (N-epi), and the N-epi layer thickness (Tnepi). In the structure shown in Figure 2.6, an approximate net charge Qn of the N-epi layer (assuming uniform doping) is given by

$$Q_n = N_{epi} \times T_{nepi} \tag{2.11}$$

The BV performance depends significantly on the net charge Qn of the N-epi layer. The optimum Qn is found by assuming that the vertical depletion must reach the surface before the lateral junction breaks down. The vertical space charge width in the N-epi region extends and interacts with the lateral junction space charge region allowing the lateral depletion width to effectively span a larger distance compared to the case without the presence of the P substrate. As a result, the lateral electric field at the lateral P⁺N-epi junction is significantly reduced relative to the one-dimensional diode case, therefore enabling higher voltages to be applied. Consequently, to achieve a high BV in RESURF structures, it is required that the N-epi region is fully depleted before the lateral electric field reaches a critical value.



CHAPTER 3

Analysis and Design of Trench LDMOSFET

In order to gain higher breakdown voltage of power MOSFET, conventional LDMOSFET is designed by needing to increase length of drift region. When length of drift region is getting longer, breakdown voltage and on-resistance are becoming larger. This is unfavorable factor. Thus, we use Trench LDMOSFET to improve the performance of LDMOSFET. The main object of this thesis is Trench LDMOSFET. The characteristic of the structure is to fill a SiO₂ Trench in the drift region under the gate, which decrease on-resistance and increase breakdown voltage is better than conventional LDMOSFET. Gaining higher breakdown voltage and reducing area of device are anticipated by design of Trench LDMOSFET.

3.1 Structure Analysis of LDMOSFET

RESURF technology to gain high breakdown voltage, to change physical property, and decide to adopt one factor at a time, to observe electric property of cell pitch, substrate concentration, concentration and thickness of drift region, and concentration and thickness of P-base. Thus, the specification of LDMOSFET parameter include cell pitch (50um), P-substrate (1E14cm⁻³), concentration of drift region (4E14cm⁻³), depth of drift region (9um), concentration of P-base (1E15cm⁻³), depth of P-base (3um), and concentration of the source and drain (1E17cm⁻³) as shown in Figure 3.1.



3.1.1 Cell pitch

Cell pitch is getting large, and breakdown voltage is also higher, but cost must add, this method can not avoid. According to Figure 3.2 and Figure 3.3, length of LDMOSFET is becoming long, breakdown voltage and on-resistance are getting large at the same time.


Figure 3.2 Breakdown voltage of cell pitch



Figure 3.3 On-resistance of cell pitch

3.1.2 Substrate Concentration

RESURF theorem can get up to effect of reducing surface electric field, and makes use of vertical full depletion region (P type substrate and N type drift region), the junction takes place high electric field. When substrate concentration is smaller than critical concentration, drift region is not covered by upward depletion region, and can't develop RESURF function. LDMOSFET under gate takes place breakdown because electric field of lateral depletion region of P-base and gate edge as shown in Figure 3.4. When substrate concentration is greater than critical concentration, drift region is covered by upward depletion region, and device has RESURF function. LDMOSFET under gate and drain takes place breakdown because electric field of lateral depletion region of P-base and gate edge as shown in Figure 3.5. When substrate increases concentration, the depletion region of PN junction is getting large, breakdown voltage is also raising as shown in Figure 3.6. and Figure 3.7. By the two figure, and use one factor at a time, to observe breakdown voltage is 179V, in other words, the substrate concentration is 5E14cm⁻³, and gain breakdown voltage. But change of substrate concentration will increase production cost. Therefore, substrate concentration of Trench design is still 1E14cm⁻³, and this device has effect of junction isolation, to turn on-state, drain current don't pass through substrate, substrate resistance is ignored that affects on-resistance.





Figure 3.6 Breakdown voltage of substrate concentration



Figure 3.7 On-resistance of substrate concentration

3.1.3 Concentration and Thickness of Drift Region

Width of depletion region has relations with concentration of drift region and substrate, substrate decides whether drift region is covered by upward depletion region. If drift region is high concentration, it makes depletion region is getting small, electric field is getting large, substrate upward depletion region can not generate effective depletion, and causes under gate to take place breakdown as shown in Figure 3.8. If drift region is low concentration, width of substrate upward depletion region become large, RESURF performance is also getting better, and reverse voltage can gain high breakdown voltage. But concentration of drift region controls drift resistance, and it is getting high concentration, resistance of drift region is becoming small as shown in Figure 3.9.

Thickness of drift region affects RESURF technology, if it is too thick, substrate upward depletion region can't cover whole drift region, and maximum electric field is under gate, to take place breakdown. When it is getting thin, substrate upward depletion region and lateral depletion region of P-base generate function, and reduce surface electric field of P-base, which avoids breakdown under gate, but electric field under drain is becoming large, in any case, this drift region (N-epi layer) is too thin, it causes breakdown under drain as shown in Figure 3.10 and Figure 3.11.







Figure 3.9 On-resistance of concentration of drift region



Figure 3.10 Breakdown voltage of epi depth



Figure 3.11 On-resistance of epi depth

3.1.4 Concentration and Thickness of P-base

In this power MOSFET, the P-base region and the N^+ source regions are diffused through a common window defined by the edge of the polysilicon gate. The name for this device is derived from this double-diffusion process. The P-base region is driven-in deeper than the N^+ source. The difference in the lateral diffusion between the P-base and N^+ source regions defines the surface channel region.

When a positive drain voltage is now applied, it reverse biases the P-base/N-drift region junction. This junction supports the drain voltage by the extension of a depletion layer on both sides. Due to the higher doping level of the P-base region, the depletion layer extends primarily into the N-drift region. Its doping concentration, depth and width must be chosen in accordance with the criteria established for avalanche breakdown of PN junction. A higher drain blocking voltage capability requires a lower drift region doping and a larger depth and width.

When concentration of the P-base region is getting high, breakdown voltage is also becoming large, but change of on-resistance is unapparent. If depth of the P-base region is getting deep, breakdown voltage is also becoming large as shown in Figure 3.12 to Figure 3.15.



Figure 3.12 Breakdown voltage of P-base concentration





Figure 3.13 On-resistance of P-base concentration



Figure 3.14 Breakdown voltage of P-base depth





Figure 3.15 On-resistance of P-base depth

3.2 Disadvantage of RESURF LDMOSFET

Peak electric field of gate edge is form, and observe equipotential line of gate edge which is crowded as shown in Figure 3.16 [10]. When power device is off-state, the drain to gate have potential (Vdg). To estimate electric field (E) of gate edge (see Figure 3.17):

$$\overset{\mathrm{r}}{E} = -\frac{V_{dg}}{L}\hat{a} \tag{3.1}$$

Where L is distant of gate to drain, which is proportional to length of drift region. When length of drift region is too short, to cause electric field of gate and drain that is too large. Avalanche breakdown is easy to take place in under gate edge, this is because RESURF LDMOSFET can't design short drift region.

The optimal case is obtained when the depletion region extends equally in the N-drift and P substrate regions. If the lateral distance is sufficient, breakdown occurs vertically in the semiconductor bulk under the N^+ region. As shown in Figure 3.5 the electric field distribution of the optimized lateral diode, where the peak electric field can be seen under three position (source, gate, and drain edge). As shown in Figure 3.4 is not RESURF of LDMOSFET, and cause breakdown voltage become smaller.



Figure 3.17 Electric field distribution of LDMOSFET (20um)

3.3 Advantage of Trench LDMOSFET

The main structure in this thesis, drift region of conventional LDMOSFET add oxide trench, is called Trench LDMOSFET as shown Figure 3.18. We choose silicon dioxide to do material of trench, which is high critical electric field $(10^7 V/cm)$, and it is 33.3 times electric field of silicon. Therefore, it bears higher electric field of gate edge. Silicon dioxide and silicon match pretty well and process easily.



Figure 3.18 Structure of Trench LDMOSFET

In order to verify oxide trench to avoid breakdown of gate edge, and observe off state in Trench LDMOSFET which is 159V electric field of breakdown voltage. Trench LDMOSFET has a part of surface that is filled with silicon dioxide. Figure 3.19 is electric field of Trench LDMOSFET, and shows to keep away from gate edge, electric field is becoming smaller. Interface of silicon and silicon dioxide have great energy gap. When Trench LDMOSFET is on state, electron can not punch through silicon dioxide, and electron that need detour silicon dioxide of trench move to drain. Design of oxide-trench etch part of drift region, and cause cross-section area of electron current which is getting smaller. Oxide trench cause resistance of drift region that is becoming larger. If drift region increases concentration, drain reduces the peak value of electric field (see Figure 3.20). The result of simulation prove this conjecture.



Figure 3.19 Electric field of Trench LDMOSFET



3.4 Design of Trench LDMOSFET

For power device, a good device owns characteristic of large breakdown voltage and small on-resistance, and at the same time a size of cell pitch designs emphasis on the whole efficiency, in other words, the power device is smaller, it will save us a lot of cost. A structure parameter of device is quite a few, it is very difficult to use Full factorial analysis. In order to understand change of physical property, and decide to adopt one factor at a time. Finally, we change parameter to observe relationship between Trench LDMOSFET and LDMOSFET. Trench LDMOSFET improves avalanche breakdown of LDMOSFET in gate edge. Therefore, designing trench to increase breakdown voltage and reduce on-resistance effect.

3.4.1 Parameter definition

Designing power device has two parameter of electric property that is important, and defines breakdown voltage and on-resistance.

3.4.1.1 Breakdown voltage

In general, device operation is off state (Vg=0V), and increases drain voltage by degrees. When drain current is getting to $1x10^{-6}$ A, this device stands for breakdown state. We use simulation soft of device electric property (ISE TCAD_Dessis) [11,12,13] which is two-dimension simulation program, width of device is defined 1um, the result of drain current (Id) is unit width of drain current (Id/1um). Because width of normal power device is about 10mm, we increase drain voltage make unit width of drain current (over1x10⁻¹⁰A/um) which enter breakdown state. At this time, drain voltage is also breakdown voltage. Breakdown voltage of device (as shown Figure 3.21) is 159V.



3.4.1.2 On-resistance

The on-resistance [14] of a Power MOSFET is a very important parameter because it determines how much current the device can carry for low to medium frequency applications. After being turned on, the on-state is defined simply as its on-state voltage divided by on-state current. When conducting current as a switch, the power dissipation in the power MOSFET during current conduction is given by:

$$P_{D} = I_{D}V_{D} = I_{D}^{2}R_{on}$$
(3.2)

Expressed in terms of the chip area (A):

$$\frac{P_D}{A} = J_D^2 A R_{on} = J_D^2 R_{on,sp}$$

$$R_{on,sp} = A R_{on}$$
(3.3)

Where (P_D/A) is the power dissipation per unit area; J_D is the on-state current density; and Ron,sp is the specific on-resistance, defined as the on-resistance per unit area. These expressions are based upon the assumption that the power MOSFET is operated in its linear region at a relatively small drain bias during current conduction. The region of operation in Figure 3.22 have been labeled linear and saturated. To understand the difference, recall that the actual current path in a MOSFET is horizontal through the channel created under the gate oxide and then vertical through the drain. In the linear region of operation, the voltage across the MOSFET channel is not sufficient for the carriers to reach their maximum current density. The static on-resistance (Ron), defined simply as VDs/IDs, is a constant. To adopt V_{GS} =5V and VDs=1V, and get drain current to calculate on-resistance. Thus specific on-resistance (Ron,sp) is 11.3m Ω -cm².



3.4.2 Fabrication of Trench LDMOSFET

Oxide trench can improve characteristic of LDMOSFET, and change structure of LOCOS (LOcal Oxidation Of Silicon) gain better efficiency. The process flow of Trench LDMOSFET is as shown in Table3.1 [15].

Process	Process Description	Mask	Schematic
procedure		No.	Diagram
1	Lightly doped P-type substrate wafer<100>		Figure 3.23
2	Growth of a heavily doped N-type epitaxial		Figure 3.24
	layer		
3	P-base creation with boron implantation and	1	Figure 3.25
	diffusion		
4	Reactive ion etching(RIE) is performed to form	2	Figure 3.26
	trenches		
5	Trench is filled with silicon dioxide		
6	To polish surface by CMP		
7	Depositing silicon dioxide(350Å)		Figure 3.27
8	Depositing Poly-silicon layer(2000Å) to form	3	Figure 3.28
	gate patterning		
9	Arsenic implantation is carried out to form S/D	4	Figure 3.29
	region		
10	BF2 implantation is performed to create P-base	5	Figure 3.30
	contact		
11	Depositing silicon dioxide	6	Figure 3.31
12	Contact window is opened for source/gate/drain		
13	Aluminum is sputtered		Figure 3.32
14	Metal patterning		

Table 3.1 Process procedure of Trench LDMOSFET



P Substrate





Figure 3.25 Process Flow Chart















Figure 3.32 Process Flow Chart

3.4.3 Trench design

For LDMOSFET, breakdown voltage is positive relation with the drift region, and gains high breakdown voltage to make the longer drift region, which reduces cell pitch. This is disadvantage of LDMOSFET, which can't save cost and reduce device area. Trench LDMOSFET [16,17,18,19] can reduce electric field of gate edge as shown in Figure 3.19, and can decrease length of the drift region. According to equation 3.1, electric field of gate edge is positive proportional to length of the drift region. When length of the drift region decreases, it causes electric field to become large as shown in Figure 3.17. Therefore, better trench design reduces electric field of gate edge.

3.4.3.1 Depth of Oxide Trench

In order to understand effect of oxide trench on Trench LDMOSFET, we adopt to analyze parameter of LDMOSFET, concentration of the drift region is 7E14cm⁻³, depth of the drift region is 10um, concentration of P-base is 1E15 cm⁻³, and depth of P-base is 5um. To use these conditions to change depth of oxide trench, and observe breakdown state. According to Figure 3.33 and Figure 3.34, depth of oxide trench is getting deep, breakdown voltage is also becoming large. In other words, oxide trench increases depth, the drift region is getting thin, electron pass through cross sectional area, which is becoming small, resistance of the drift region becomes large, and on-resistance is getting large.



Figure 3.33 Breakdown voltage of Trench depth





Figure 3.34 On-resistance of Trench depth

3.4.3.2 Position of Oxide Trench

The above-mentioned result point to breakdown voltage and on-resistance are controlled by depth of Trench LDMOSFET. After oxide trench analyzes depth, to discuss position of oxide trench, and understand breakdown voltage and on-resistance.

We use parameter of trench depth, and set trench depth (T) is equal to 5um as shown in Figure 3.35, trench width is 10um (L1+L2), to change L1 length (gate edge to left size of oxide trench), which is 0.5um, 1um, 1.5um, 2um, 2.5um, and 3um. L2 (gate edge to right size of oxide trench) length is changed by L1, the result is in Figure 3.36 and Figure 3.37. When L1 is getting large, breakdown voltage change just a little, on-resistance change just a little like breakdown voltage.



Figure 3.35 Structure parameter of Trench LDMOSFET



Figure 3.36 Breakdown voltage of L1 length



Figure 3.37 On-resistance of L1 length

3.4.3.3 Length of Polysilicon Gate

According to simulation result of trench parameter, we adjust L1 (1um), trench width (L1+L2=10um), and trench depth (5um) to change length of polysilicon gate (Lgate), and observe breakdown voltage and on-resistance as shown in Figure 3.38 and Figure 3.39. When length of polysilicon gate is getting longer, this device increases breakdown voltage and reduces on-resistance. Because polysilicon gate edge is far away from the source, potential is on Silicon and Silicon dioxide, the drain (N⁺) and electric field of N drift region is too small to take place breakdown, and get higher breakdown voltage. The positive bias of polysilicon gate attracts electron to form channel of lower resistance on surface, while length of polysilicon gate is getting longer, this channel is also becoming long, and causes on-resistance to decrease.



Figure 3.38 Breakdown voltage of Polysilicon Gate length





Figure 3.39 On-resistance of Polysilicon Gate length

3.5 Efficiency Analysis

For application of LCD display, To design a power MOSFET, reverse voltage is 150V and lower on-resistance, to use LDMOSFET and Trench LDMOSFET technology. According to the above-mentioned discussion, we choose to use Trench LDMOSFET to conform to characteristic of power device, and find a parameter set of Trench LDMOSFET, which compares efficiency with LDMOSFET. Efficiency equation of power MOSFET is composed of breakdown voltage and on-resistance. This equation is as follows.

$$Efficiency = \frac{Breakdown_Voltage}{On_Re sis \tan ce} \left(\frac{V}{m\Omega - cm^2}\right)$$
(3.4)

By equation 3.4 [20], efficiency of power MOSFET determines breakdown voltage and on-resistance whether better or worse device. If efficiency is getting large, it shows better power MOSFET, on the other hand, efficiency is getting small, it shows worse power MOSFET.

Trench LDMOSFET compares data of efficiency with LDMOSFET. It is shown in Table 3.2. Parameter of Trench LDMOSFET is 5 times efficiency of LDMOSFET, breakdown voltage is 159V, specific on-resistance is $11.3 \text{ m}\Omega\text{-cm}^2$, this is a better design.

Power	Parameter Condition	Breakdown	On-resistance	Efficiency
MOSFET		Voltage (V)	$(m\Omega - cm^2)$	
LDMOSFET	Cell pitch (50um) Concentration of P-Substrate	153	56.3	<u>2.7</u>
	$(1E14cm^{-3})$			
	Concentration of Drift region (4E14cm ⁻³)			
	Depth of Drift region (9um)			
	Concentration of P-Base (1E15cm ⁻³)			
	Depth of P-Base (3um)			
	Source(N ⁺), Drain(N ⁺) (1E17cm ⁻³)	Miles.		
	Length of Polysilicon Gate (13um)			
	Cell pitch (30um)			
Trench	P-Substrate (1E14cm⁻³)	159	11.3	<u>14</u>
LDMOSFET	Concentration of Drift region (3E15cm⁻³)			
	Depth of Drift region (5um)			
	Concentration of P-Base (6E15cm ⁻³)			
	Depth of P-Base (2um)			
	Source(N ⁺), Drain(N ⁺) (1E17cm⁻³)			
	Length of Polysilicon Gate (13um)			
	Depth of Trench (2.5um)			
	Width of Trench (10um)			

Table 3.2 Parameter comparison of Power MOSFET

CHAPTER 4

Optimal design of Trench LDMOSFET

4.1 Introduction to experiment methods

In order to gain optimal design, we can choose 3 kinds of experiment methods commonly. Experiment methods include trial-and-error, one factor at a time, and Taguchi Methods. A well planned set of experiments, in which all parameters of interest are varied over a specified range, is a much better approach to obtain systematic data. Mathematically speaking, such a complete set of experiments ought to give desired results. Usually the number of experiments and resources (materials and time) required are prohibitively large. Often the experimenter decides to perform a subset of the complete set of experiments to save on time and money. However, it does not easily lend itself to understanding of science behind the phenomenon. The analysis is not very easy (though it may be easy for the mathematician/statistician) and thus effects of various parameters on the observed data are not readily apparent. In many cases, particularly those in which some optimization is required, the method does not point to the best settings of parameters. A classic example illustrating the drawback of design of experiments is found in the planning of a world cup event, say football. While all matches are well arranged with respect to the different teams and different venues on different dates and yet the planning does not care about the result of any match (win or lose). Obviously, such a strategy is not desirable for conducting scientific experiments.

Firstly, trial-and-error performs a series of experiments each of which gives some understanding. This requires making measurements after every experiment so that analysis of observed data will allow him to decide what to do next parameters should be varied and by how much. Many a times such series does not progress much as negative results may discourage or will not allow a selection of parameters which ought to be changed in the next experiment. Therefore, such experimentation usually ends well before the number of experiment reach a double digit. The data is insufficient to draw any significant conclusions and the main problem of understanding the science still remains unsolved.

Secondly, the adaptive one-factor-at-a-time method requires some experimental trials. The method provides estimates of the conditional main effects of each experimental factor but cannot resolve interactions among experimental factors. The adaptive one-factor-at-a-time approach provides no guarantee of identifying the optimal factor settings. Both random experimental error and interactions among factors may lead to a sub-optimal choice of factor settings.

Thirdly, Dr. Taguchi of Nippon Telephones and Telegraph Company, Japan has developed a method based on orthogonal array experiments which gives much reduced variance for the experiment with optimum settings of control parameters. Thus the marriage of design of experiments with optimization of control parameters to obtain BEST results is achieved in the Taguchi Method [21]. Orthogonal Arrays (OA) provide a set of well balanced (minimum) experiments and Dr. Taguchi's Signal-to-Noise ratios (S/N), which are log functions of desired output, serve as objective functions for optimization, helping in data analysis and prediction of optimum results.

4.2 Procedure of Taguchi Methods

Taguchi methods is a scientifically disciplined mechanism for evaluating and implementing improvements in products, processes, materials, equipment, and facilities. These improvements are aimed at improving the desired characteristics and simultaneously reducing the number of defects by studying the key variables controlling the process and optimizing the procedures or design to yield the best results. The method is applicable over a wide range of engineering fields that include processes that manufacture raw materials, sub systems, products for professional and consumer markets. In fact, the method can be applied to any process be it engineering fabrication, computer-aided-design, banking and service sectors etc. Taguchi method [21,22] is useful for tuning a given process for best results. The optimal design have seven steps procedure are as follows.

Step 1 Current Situation Analysis

Now breakdown voltage and specific on-resistance of Trench LDMOSFET gets 159V and $11.3 \text{m}\Omega$ -cm² respectively as shown in Figure 4.1 and Figure 4.2, and this device has lower efficiency is about 14. If customers request high efficiency (high voltage and lower on-resistance) of power device, we need to design again, using Taguchi methods to gain best efficiency and save time and cost.



Figure 4.2 On-resistance (Ron) of original Trench LDMOSFET
Step 2 To draw Cause and Effect Diagram

A Cause-and-Effect Diagram is a tool that helps identify, sort, and display possible causes of a specific problem or quality characteristic. It graphically illustrates the relationship between a given outcome and all the factors that influence the outcome. This type of diagram is sometimes called an "Ishikawa diagram" because it was invented by Kaoru Ishikawa, or a "fishbone diagram" as shown in Figure 4.3 because of the way it looks. It is useful for identifying and organizing the known or possible causes of quality, or the lack of it. The structure provided by the diagram helps team members think in a very systematic way. Some of the benefits of constructing a Cause-and-Effect Diagram are that it helps determine the root causes of a problem or quality characteristic using a structured approach, encouraging group participation and utilizes group knowledge of the process, using an orderly, easy-to-read format to diagram Cause-and-Effect relationships, indicating possible causes of variation in a process and design, increasing knowledge of the process by helping everyone to learn more about the factors at work and how they relate, identifying areas where data should be collected for further study. It is a method for categorizing possible causes of a problem, and shows only a few possible causes to illustrate the concept. Therefore, A problem is how to gain best efficiency, main possible causes include both structure and parameter. In the cause of saving cost, parameters of power device have concentration of p-base and depth of trench, and furthermore concentration and thickness of drift layer are modified as shown in Figure 4.4.



Figure 4.3 Format of Cause and Effect Diagram



Figure 4.4 Analysis of Cause and Effect Diagram

Step 3 To choose Factor, Level, and Orthogonal Arrays

The principle behind the Taguchi approach is that as an engineering task, it is considerably easier to adjust the mean level of some response variable to a target value than it is to reduce the variation of the response variable. Consequently, Taguchi techniques focus priority on the reduction of variation by paying considerable attention to how the variability of the response changes as the factor levels change. In optimal design, factors included in experimentation are divided into two sets. For control factors, these are factors that are easy and inexpensive to control in the design of the product. For noise factors, these are factors which may affect the response of interest but which are difficult to control when the product is being manufactured. A particular combination of levels of the control factors is termed robust if variation in the response is small despite uncontrolled variation in the levels of the noise factors. So, we only list control factor and level is as shown in Table 4.1.

		Le	vel
Control Factor		Level 1	Level 2
A: Concentration of Draft layer (Epi layer)	unit: 1E15cm ⁻³	3 (A1)	6 (A2)
B: Thickness of Draft layer (Epi layer)	unit: um	4 (B1)	5 (B2)
C: Concentration of P-Base	unit: 1E15cm ⁻³	4 (C1)	7 (C2)
D: Depth of Trench	unit: um	2 (D1)	3 (D2)

Table 4.1 Data of control factor and level

Orthogonal Array is a statistical method of defining parameters that convert test areas into factors and levels as shown in Table 4.2, Table 4.3 and Figure 4.5. Test Design using Orthogonal Array creates an efficient and concise test suite with fewer test cases without compromising test coverage [23].

Orthogonal Arrays are represented by:

$$L_{Runs}(Levels^{Factors})$$
 (4.1)

- Runs: The number of rows or number of test cases in the array that will be enerated by the Orthogonal Array technique. Each row represents a test case.
- Levels: The maximum number of values in an Orthogonal Array that can be taken on by any single factor.

Factors: The number of columns or the number of parameters/variables in an array that need to be tested in the system.

L ₈ (2 ⁷) Orthogonal Arrays								
Experiment			С	olum	n			
Number	1	2	3	4	5	6	7	
1	1	1	1	1	1	1	1	
2	1	1	1	2	2	2	2	
3	1	2	2	1	1	2	2	
4	1	2	2	2	2	1	1	
5	2	1	2	1	2	1	2	
6	2	1	2	2	1	2	1	
7	2	2	1	1	2	2	1	
8	2	2	1	2	1	1	2	

Table 4.2 Orthogonal Arrays for $L_8(2^7)$

Table 4.3 Interaction for L_8

L ₈ Interaction											
		Column									
Column	1	2	3	4	5	6	7				
1	(1)	3	2	5	4	7	6				
2		(2)	1	6	7	4	5				
3			(3)	7	6	5	4				
4				(4)	1	2	3				
5					(5)	3	2				
6						(6)	1				
7			ARERO	Man			(7)				



Figure 4.5 Linear Graph for $L_8(2^7)$

Points stand for control factor Lines stand for interaction of control factor Step 4 Filling in OA with suitable parameter to simulate these experiment

Control factors have concentration of drift layer (3E15, 6E15cm⁻³), thickness of drift layer (4, 5um), concentration of P-base (4E15, 7E15 cm⁻³), and depth of trench (2, 3um). 2 level design is selected to fill in Orthogonal arrays with condition of control factors. Finally, we want to finish these simulation experiments, and fill out the form ($L_8(2^7)$) with breakdown voltage and on-resistance, computing efficiency of 8 times of simulation experiment as shown in Table 4.4

L ₈ (2 ⁷) Orthogonal Arrays										
Experiment						Result of Experiment				
Number	1	2	3	4	5	6	7	BVds (V)	$\frac{\text{Ron,sp}}{(m\Omega\text{-cm}^2)}$	Efficiency (BVds/Ron)
1	1	1(3)	1(4)	1(4)	1(2)	1	1	199	12.2	16.3
2	1	1(3)	1(4)	2(7)	2(3)	2	2	386	17.3	22.3
3	1	2(6)	2(5)	1(4)	1(2)	2	2	16	6.2	2.6
4	1	2(6)	2(5)	2(7)	2(3)	1	1	373	7.6	49.1
5	2	1(3)	2(5)	1(4)	2(3)	1	2	22	12.5	1.8
6	2	1(3)	2(5)	2(7)	1(2)	2	1	193	10.4	18.6
7	2	2(6)	1(4)	1(4)	2(3)	2	1	20	9.7	2.1
8	2	2(6)	1(4)	2(7)	1(2)	1	2	97	7.4	13.1

Table 4.4 Data of simulation experiments

Analysis of variance (ANOVA) [24,25] is a general technique for separating the total variation in a set of measurements into the variation due to measurement noise and the variation due to real differences among the alternatives being compared. It provides us with a technique for comparing these two components of the variation in all of the measurements to determine if the variation between systems is statistically larger than the variation due to the measurement noise within a system. If the variation due to actual differences among the alternatives is enough larger than the variation due to measurement noise, then we can say that there is a statistically significant difference in the performance of the systems tested. The key is determining how much is "enough larger" to be statistically significant. In other words, when F ratio is getting large, P value become small as shown in Table 4.5.

Analysis of Variance for Means (Efficiency)										
Source	DF	Seq SS	Adj SS	Adj MS	F	Р				
A: Epi Con.	1	7.80	7.801	7.801	0.02	0.89				
B: Epi Thickness	1	41.86	41.861	41.861	0.13	0.753				
C: P-Base Con.	1	806.01	806.011	806.011	2.51	0.254				
D: Trench Depth	1	76.26	76.261	76.261	0.24	0.674				
Interaction(A*C)	1	150.51	150.511	150.511	0.47	0.564				
(Epi Con.*P-Base Con.)										
Residual Error	2	641.97	641.973	320.986						
Total	7	1724.42								

Table 4.5 Analysis of Variance table

Explaining glossary

DF: Degrees of Freedom

Seq SS: Sequential Sum of Square

Adj SS: Adjust Sum of Square

Adj MS: Adjust Mean Square

F : F ratio

P: P value (Confidence index=1-P)



Analysis of Variance for Means (Efficiency)									
Source	DF	F		Noticeable	Rank	Remark			
				Factor(\bullet)					
A: Epi Con.	1	0.02	0.89	•	4				
B: Epi Thickness	1	0.13	0.753	•	3				
C: P-Base Con.	1	2.51	0.254	٠	1				
D: Trench Depth	1	0.24	0.674	٠	2				
Interaction(A*C)	1	0.47	0.564						
(Epi Con.*P-Base Con.)									
Residual Error	2								
Total	7								

The optimal condition is determined by selecting the best levels of most influential design parameters which have a significant impact on the output performance or quality characteristic which is critical in the eyes of the customer. Here, the optimal condition for A1, B2, C2, and D2 are obtained as shown in Figure 4.6 and Figure 4.7 [26,27].



Figure 4.6 Response graph of control factor



Figure 4.7 Response graph of interaction (Epi Con.*P-Base Con.)

Based on these results, we should set the factors at:

Design parameter A : Concentration of Epi – level 1 (A1)

Design parameter B: Thickness of Epi – level 2 (**B2**)

Design parameter C: Concentration of P-Base – level 2 (C2)

Design parameter D : Depth of Trench – level 2 (**D2**)

Step 7 Prediction and Confirmation Experiment

From the predicted mean value, the data (i.e. response or quality characteristic) was generated. The predicted mean value at the optimal condition was 25.825. And then to do an simulation experiment that tests the hypothesis. The experiment must be unbiased in nature, meaning that the scientist cannot create an experiment that will favor the outcome that they have predicted in their hypothesis. The result of confirmation experiment is 25 as shown in Figure 4.8 and Figure 4.9, and predicted value is 25.825 [27], to calculate this error value is 3.3% as shown in Table 4.6. Therefore, this optimal condition is confirmed that is effective.



Figure 4.8 Breakdown voltage of optimal Trench LDMOSFET



Table 4.6 The contrast of original and optimal Trench LDMOSFET

Confirmation	Epi Con.	Ері	Base Con.	Trench		Dradiation
Experiment	$(1E15cm^{-3})$	Thickness	$(1E15cm^{-3})$	Depth	Efficiency	(Simulation)
		(um)		(um)		(Sinuanon)
Original	3	5	6	2.5	14	
					(159/11.3)	
Optimal	3	5	7	3	25	25.825
					(317/12.7)	

CHAPTER 5

Conclusions and Suggestions of Future Work

5.1 Conclusions

In this study, we focus on how to improve structure of LDMOSFET that become a higher breakdown voltage and lower on-resistance of power device. Advantage of Trench LDMOSFET is confirmed that improve disadvantage of LDMOSFET. In other words, characteristics of Trench LDMOSFET play a more important role in the switching process. It works turn-off process, the breakdown voltage becomes large, and it works turn-on process, the on-resistance becomes small.

In addition, in order to design optimal Trench LDMOSFET to use Taguchi methods. It is a process and product optimization method that is based on 7-steps of planning, conducting and evaluating results of matrix experiments to determine the best levels of control factors. The primary goal is to keep the variance in the output very low even in the presence of noise inputs. Thus, the processes and products are made robust against all variations. Finally, a successful design is demonstrated. Compared with the mainstream commercial MOSFET, the design not only has small device area (low cost), but also has higher efficiency at its designed operation condition. Therefore, Trench LDMOSFET method provides higher breakdown voltage and lower on-resistance on application of LCD display or other electric products.

5.2 Suggestions of Future Work

- (1). In the thesis, we don't make Trench LDMOSFET to confirm result of simulation experiments, and look forward to finish this power device. To compare difference between real device and simulation device.
- (2). Trench LDMOSFET in simulation experiments, thermal effect and leakage current are not simulated, this is a fly in the ointment. If thermal effect and leakage current of device model are built, this device can be accurately predicted.
- (3). Threshold voltage (Vth) can also be controlled not only by the gate oxide thickness but also by the back ground doping (The density of P-body for the n-channel Trench MOSFET). And it increase in proportional to a square root of the background doping. The drain current increases in proportion to $(V_{GS}-V_{GS(th)})^2$ in the saturation region. We change gate oxide thickness and concentration of P-body, and adjust Vth to match well.

References

- [1] B. J. Baliga, Power Semiconductor Devices, Copyright 1996 by PWS.
- [2] ISE TCAD, Two-Dimensional Device Simulation Program, Version 10.0.
- [3] S. Hidalgo, J. Fernandez, P.Godignon, J. Rebollo, and J. Millan, "Power Lateral DMOS Transistor Test Structures", ICMTS vol. 6, pp. 33-38, Mar. 1993.
- [4] Bart Van Zeghbroeck, Principles of Semiconductor Devices, Copyright 2004 by University of Colorado.
- [5] A. Appels and H. M. J. Vaes, "HV Thin Layer Devices (RESURF Devices)", in Proc. Intl. Electron Devices Meeting, pp. 238-241, 1979.
- [6] A. W. Ludikhuize, "A Review of RESURF Technology", Proc. Intl. Symp. Power Semiconductor Devices & Integrated Circuits, pp. 11-18, 2000.
- [7] T. Efland, S. Malhi, W. Bailey, O. K. Kwon, and W. T. Ng, "An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes", Proc. Intl. Electron Devices Meeting, pp. 237-240, 1992.
- [8] A. Parpia and C. A. T. Salama, "Optimization of RESURF LDMOS Transistors: an Analytical Approach", vol. ED-37, no. 3, pp. 789-796, 1990.
- [9] T. Efland, S. Malhi, W. Bailey, O. K. Kwon, and W. T. Ng, "An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes", Proc. Intl. Electron Devices Meeting, pp. 237-240, 1992.
- [10] Der-Gao Lin; Tu, S.L.; Yee-Chaung See; Pak Tam, "A novel LDMOS structure with a step gate oxide", IEDM, pp.963-966, 1995.
- [11] ISE TCAD, Two-Dimensional Dessis Simulation Program, Version 10.0.
- [12] Sang-Koo Chung, "An Analytical Model for Breakdown Voltage of Surface Implanted SOI RESURF LDMOS", IEEE Transactions on electron devices, Vol. 47, No. 5, May 2000

- [13] K. G. Pani Dharmawardana and Gehan A. J. Amaratunga, "Modeling of High Current Density Trench Gate MOSFET", IEEE Transactions on electron devices, Vol. 47, No. 12, 2000.
- [14] Yuanzheng Zhu; Liang, Y.C.; Shuming Xu; Pang-Dow Foo; Sin, J.K.O "Folded gate LDMOS transistor with low on-resistance and high transconductance", Electron Devices, IEEE Transactions on, Volume 48, pp.2917-2928, 2001.
- [15] Jongdae Kim, Tae Moon Roh, Sang-Gi Kim, Il-Yong Park, Yil Suk Yang, Dae-Woo Lee, Jin-Gun Koo, Kyoung-Ik Cho, and Young Il Kang, "A Novel Process for Fabricating High Density Trench MOSFETs for DC-DC Converters", ETRI Journal, Volume 24, Number 5, October 2002.
- [16] Yoshiro Baba, Satoshi Yanagiya, Yutaka Koshino, and Yuso Udo, "High Voltage Trench Drain LDMOS-FET Using SO1 Wafer", IEEE Cat. no.94CH3377-9, pp.183-186,1994.
- [17] Youngmin Kim, "MOSFET Performance Degradation Induced by a Trench Isolation Oxide Step", Journal of the Korean Physical Society, Vol. 42, No. 6, pp. 821_824, June 2003.
- [18] Jongdae Kim, Sang-Gi Kim, Tae Moon Roh, Hoon Soo Park, Jin-Gun Koo, and Dae Yong Kim, "Characteristics of P-channel SOI LDMOS Transistor with Tapered Field Oxides", ETRI Journal, Volume 21, Number 3, September 1999.
- [19] Won-So Son, Sang-Gi Kim, Young-Ho Sohn, and Sie-Young Choi, "A New SOI LDMOSFET Structure with a Trench in the Drift Region for a PDP Scan Driver IC", ETRI Journal, Volume 26, Number 1, February 2004.
- [20] G.R.Wang, "The Design of 200V Trench LDMOSFET", Thesis of NTHU,ENE. Master, 2005.
- [21] Wei-Chung Weng, Fan Yang, Veysel Demir, and Atef Elsherbeni, "Optimization using Taguchi Method For Electromagnetic Applications", ESA SP-626, October 2006.

- [22] S. F. Peik and Y. L. Chow, "Genetic Algorithms Applied to Microwave Circuit Optimization", 1997 Asia-Pacific Microwave Conference, vol. 2, pp. 857-860, Dec. 1997.
- [23] Sloane, Neil J. A. A Library of Orthogonal Arrays. Information Sciences Research Center, AT&T Shannon Labs. 9 Aug. 2001.
- [24] Jiju Antony, V. Somasundarum and Craig Fergusson, "Applications of Taguchi approach to statistical design of experiments in Czech Republican industries", IJPPM Vol. 53 No. 5, pp.447-457, 2004.
- [25] Kumar, "Quality improvements through design of experiments: a case study", Quality Engineering, Vol. 12 No. 3, pp. 407-16, 2000.
- [26] Roy, R., Design of Experiments Using the Taguchi Approach, Wiley, New York, NY, 2001.



[27] MINITAB, Design of Experiment (Taguchi Methods), Version 14. (Free 30 day Trial)



個人簡歷

姓名:林宏春

- 性别:男
- 生日:民國 62 年 2 月 18 日
- 籍貫:台灣省台中縣
- 學歷:國立雲林科技大學 電子工程技術系



碩士論文題目:

溝渠式橫向金氧半場效電晶體分析與最佳化設計之研究

Study on the analysis and optimization design of Trench LDMOSFET