國 立 交 通 大 學

電機學院光電顯示科技產業研發碩士班

碩 士 論 文

具有氟、氮離子摻雜源/汲極 低溫複晶矽薄膜電晶體之特性研究

ELSN

Investigation of Low Temperature Poly-Silicon Thin Film Transistors with Fluorine and Nitrogen Ion implanted Source/Drain

研 究 生 : 李崇維 **Chong-Wei Lee** 指 導 教 授 : 劉柏村 博士 **Dr. Po-Tsun Liu**

中 華 民 國 九 十 六 年 六 月

具有氟、氮離子摻雜源/汲極 低溫複晶矽薄膜電晶體之特性研究

Investigation of Low Temperature Poly-Silicon Thin Film Transistors with Fluorine and Nitrogen Ion implanted Source/Drain

指導教授:劉柏村 博士 **Advisor : Dr. Po-Tsun Liu**

研 究 生:李崇維 **Student : Chong-Wei Lee**

A Thesis

Submitted to College of Electrical Engineering and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master

in

Industrial Technology R & D Master Program on Photonics and Display Technologies

June 2007

Hsinchu, Taiwan, Republic of China

具有氟、氮離子摻雜源/汲極

低溫複晶矽薄膜電晶體之特性研究

研究生 : 李崇維 | | | | | | | | | | | | 指導教授 : 劉柏村 博士

國立交通大學

電機學院光電顯示科技產業研發碩士班

近年來,低溫複晶矽薄膜電晶體(LTPS TFTs)相當受到矚目,這是因為低溫複晶矽薄 u_1, \ldots, u_k 膜電晶體具有很高的電子移動率使然。對於液晶螢幕顯示器(LCD monitor)而言,藉此, 高驅動力的電路得以整合至玻璃基板上,以實現系統電路在同一面板上 (system-on-panel)。然而,對於雷射所結晶的複晶矽薄膜電晶體來說,在複晶矽晶粒邊 界處、複晶矽通道層與閘極介電層接面處存在相當多的缺陷態位密度,導致複晶矽薄膜 電晶體(Poly-Si TFTs)具有較高漏電流和較差的穩定度。除此之外,離子佈植後的退火製 程,若採用雷射退火的方式,在源/汲極與通道接面處因溫度梯度(Temperature gradient) 與繞射(Laser diffraction)緣故,產生了額外的缺陷密度(Extra-trap states),該缺 陷以"接面缺陷"(Junction defect)稱之。為了解決該接面缺陷所造成的漏電路徑,吾

人使用複晶矽的缺陷鈍化(passivation)方式,利用離子佈植技術,將其所欲摻入之離子 種類,諸如:氟(Fluorine)與氮(Nitrogen),佈植於源/汲極。該劑量均為 1x10¹⁴ 與 1x10¹⁵ cm²。藉由電性參數粹取方式,吾人比較對照組(不含氟與氮掺雜源/汲極)與實驗組(含氟 與氮掺雜源/汲極、劑量均為 1x10¹⁴ cm⁻²)的元件,發現實驗組具有較小的次臨限擺幅 (subthreshold swings)、較高的載子移動率(Field mobility)、較低的截止電流 (off-state current)與較低的臨限電壓(threshold voltage)。由以上這些參數得知, 深層缺陷(deep trap state)與淺層缺陷(tail trap state)確實有被修補的效應,尤其 是接面缺陷。吾人將其歸因於,在晶粒邊界處的矽斷鍵(dangling bond),藉由氟與氮的 掺雜,晶過雷射活化後,氣、氮會與矽斷鍵形成矽-氣(Si-F)、矽-氮(Si-N)鍵結,而達 到鈍化(passivation)缺陷的目的。

Investigation of Low Temperature Poly-Silicon Thin Film Transistors with Fluorine and Nitrogen Ion implanted Source/Drain

Student : Chong-Wei Lee Advisor : Dr. Po-Tsun Liu

Industrial Technology R & D Master Program of Electrical and Computer Engineering College National Chiao Tung University

Low-temperature polycrystalline silicon thin film transistors (LTPS TFTs) have attracted much attention due to the possibility of realizing the integration of driving circuits and pixel elements on one substrate, and the potential to accomplish the system-on-panel(SOP) \circ However large off-state leakage current and poor stability of polycrystalline silicon thin film transistors (poly-Si TFTs) fabricated by excimer laser annealing(ELA) due to high trap states in poly-Si grain boundaries and at the interface between poly-Si channel layer and gate dielectric are still serious problems。Recently it has been reported that residual ion implantation damage at source/drain junctions of ELA poly-Si TFTs entitled "junction defect" is also one of the problems of poly-Si TFTs \circ In order to eliminate the junction defects, we propose a poly-Si

defect passivation technique wherein the passivating species (Fluorine and Nitrogen) is introduced via ion implantation into the source/drain region \circ In addition, doses of fluorine and nitrogen varying from $1x10^{14}$ to $1x10^{15}$ cm⁻² were implanted in this work \circ The experimental results of both F- and N-passivated(dose of $1x10^{14}$ cm⁻²) devices showed steeper subthreshold swings, higher carrier mobility , lower off-state current and lower threshold voltage than unpassivated devices \cdot This indicates that a large fraction the defects have been passivated, junction defect especially。This is attributed to that F-、N-incorporated form Si-F and Si-N bond with silicon dangling bond at the grain boundary after laser annealing \circ

誌 謝

時光荏苒,兩年的研究所生涯在此要告一段落。憶起為學期間,有太多人讓我心存 感念。首先要感謝的是我的指導教授*劉柏村*老師。老師的諄諄教誨,不僅於研究上給予 諸多指導與鼓勵進而導引學生從中獲得啟發 ; 而且在待人處世方面,更是讓學生獲益良 多,因此,碩士學位才得以順利完成。此外,還要感謝中山物理研究所張鼎張教授殷勤 的指導,在此同表最誠摯的敬意及謝意。

緊接著,要感謝這兩年來在實驗過程中,學長們熱心的指教與協助,其中特別感謝 王敏全與吳興華學長在製程與實驗結果分析的教導。此外,工研院的陳宏哲學長,在準 分子雷射與拉曼分析的支援;交大材料所張志榜學長在 secco-etch溶液的提供;中山大學 漢博在 SEM 的支援以及交大奈米中心、國家奈米實驗室的工程師與所提供的實驗機台, *<u>ALLILIAN AND ALLIERS AND ARTISTS AND ARTISTS AND DESCRIPTION OF ARTISTS AND DESCRIPTION OF ARTISTS ARE ON ARTISTS AND READ FOR ARTISTS ARE ON ARTISTS AND READ FOR ARTISTS ARE ON ARTISTS ARE ON ARTISTS ARE ON ARTIST</u>* 在此一併表達深摯的感謝。

啟銘與唐豪,很開心這兩年有你們一路相伴與相挺,不論是感情上或實驗上,在我 人生最低潮的時候,適時给予關懷與協助,這份革命情感我畢生永難忘懷。當然還要感 謝逸哲、建文、昇翰學長們、子怡學姐、柏宇同學、誼明與逸侑學弟,有了你們,讓我 的生活著實多了一份精采。同時,感謝一德、弘根、千睿學長、秀娟、宛芳、建民、志 晟、任偉、立夫、亞諭、原園…等等諸事幫忙。

此外,我要感謝我最要好的六位死黨金鋒、汶鴻、瑋修、崇訓、詩偉和信賢,在我 感情最薄弱的時候有所慰藉,在此,將這份喜悅與你們共享。

最後,由衷的感謝我最敬愛的父母及親愛的弟弟。你們一直是我精神上最大的支柱, 讓我能無後顧之憂的致力於研究工作,終使學業得以順利完成。筆末,謹以此論文獻給 所有關心我的家人與朋友。

李崇維 2007.06

Contents

Chapter 2 Fabrication and Experiment

Chapter 3 Result and Discussion

Table Captions

Chapter2

Table 2.1 The different dosage and ion accelerating energy of various dopant species are in light doped n-type region.

Chapter3

- Table 3.1 Key parameters of poly-Si TFTs with different fluorine dosage.
- Table 3.2 The relation between the electrical parameter and the location of the trap states.
- Table 3.3 Transfer Line method parameters of poly-Si TFTs with different fluorine implantation dosage.
- Table 3.4 Key parameters of poly-Si TFTs with different nitrogen dosage.
- Table 3.5 Transfer Line method parameters of poly-Si TFTs with different nitrogen implantation dosage.
- Table 3.6 Key parameters of poly-Si TFTs with fluorine and nitrogen ion implantated.
- Table 3.7 The different dosage and ion accelerating energy of various dopant species are in heavy doped n-type region.

Figure Captions

Chapter1

- Fig.1-1 Sketch of the band diagram of the polycrystalline silicon films.
- Fig.1-2 A schematic MOSFET cross section, showing the axes of coordinates and the bias voltages at the four terminals for the drain-current model.
- Fig.1-3 Three possible mechanisms of leakage current in poly-Si TFTs, including thermionic emission, thermionic field emission and pure tunneling
- Fig.1-4 The kink effect in the output characteristics of an *n*-channel SOI **MOSFET**
- Fig.1-5 Rresidual ion implantation damage at source/drain junctions of $u_{\rm H\,III}$ ELA poly-Si TFTs entitled "junction defect"

Chapter2

- Fig.2-1 The top view of TFT
- Fig.2-2 Cross-section view of TFT
- Fig.2-3 Schematic of transfer line method from source to drain resistance.

Chapter3

Fig.3-1 Transfer characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at $V_D=0.1V$

- Fig.3-2 Transfer characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =5V
- Fig.3-3 Field effect mobility (μ _{FE}) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.
- Fig.3-4 Threshold voltage (V_{th}) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.
- Fig.3-5 Subthreshold Swing (S.S.) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.
- Fig.3-6 Output characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT
- Fig.3-7 Parasitic resistance (Rp) as a function of the different fluorine \overline{u} and \overline{u} implantation dosage ELA poly-Si TFTs.
- Fig.3-8 Effective Mobility (μ_{eff}) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.
- $Fig.3-9$ $+P^+$ pairs enhance the the growth of extrinsic defects
- Fig.3-10 Transfer characteristic for nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at $V_D=0.1V$
- Fig.3-11 Transfer characteristic for nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =5V
- Fig.3-12 Field effect mobility (μ _{FE}) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.
- Fig.3-13 Threshold voltage (V_{th}) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.
- Fig.3-14 Subthreshold Swing (S.S.) as a function of the different ditrogen implantation dosage ELA poly-Si TFTs.
- Fig.3-15 Output characteristic for nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT
- Fig.3-16 Parasitic resistance (Rp) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.
- Fig.3-17 Effective Mobility (μ_{eff}) as a function of the different nitrogen u_{11111} implantation dosage ELA poly-Si TFTs.
- Fig.3-18 Transfer characteristic for fluorine and nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =0.1V
- Fig.3-19 Transfer characteristic for fluorine and nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =5V
- Fig.3-20 The activation energy of drain current as a function of gate voltage measured at *VD*=5*V* for standard, fluorine and nitrogen ion implanted ELA poly-Si TFTs
- Fig.3-21 The activation energy of drain current as a function of gate voltage measured at *VD*=5*V* for standard, fluorine and nitrogen ion implanted ELA poly-Si TFTs
- Fig.3-22 SEM image of ELA-processed poly-Si film after secco-etch
- Fig.3.23 The schematic cross section view of devices
- Fig.3.24 Sheet resistance(Rs) as a function of the laser energy density for different fluorine ion implanted dosage.
- Fig.3.25 Sheet resistance(Rs) as a function of the laser energy density for different nitrogen ion implanted dosage.

Chapter 1

Introduction

1.1 General Background

1.1.1 Overview of Poly-Silicon thin-film transistors

 In recent years, polycrystalline silicon thin-film transistors (poly-Si TFTs) have drawn much attention because of their widely applications on active matrix liquid crystal displays (AMLCDs) [1], and organic light-emitting displays (OLEDs) [2]. Except large area displays, poly-Si TFTs also have been applied into some memory devices such as dynamic random access memories (DRAMs) [3], static random access memories (SRAMs) [4], electrical programming read only memories (EPROM) [5], electrical erasable programming read only memories (EEPROMs) [6], linear image sensors [7], thermal printer heads [8], photo-detector amplifier [9], scanner [10], neutral networks [10]. Lately, some superior performances of poly-Si TFTs also have been reported by scaling down device dimension or utilizing novel crystallization technologies to enhance poly-Si film quality [11-12]. This provides the opportunity of using poly-Si TFTs into three-dimension (3-D) integrated circuit fabrication. Of course, the application in AMLCDs is the primary trend, leading to rapid developing of poly-Si TFT technology. The major attraction of applying polycrystalline silicon thin-film transistors (poly-Si TFTs) in active matrix liquid crystal display (AMLCDs) lies in the greatly improved carrier mobility in poly-Si film and the capability of integrating the pixel switching

elements and the capability to integrate panel array and peripheral driving circuit on the same substrates [13-15]. In poly-Si film, carrier mobility larger than 15 cm2/Vs can be easily achieved, that is enough to used as peripheral driving circuit including n- and p-channel devices. This enables the fabrication of peripheral circuit and TFT array on the same glass substrate, bring the era of system-on-glass (SOG) technology. The process complexity can be greatly simplified to lower the cost. In addition, the mobility of poly-Si TFTs is much better than that of amorphous ones, the dimension of the poly-Si TFTs can be made smaller compared to that of amorphous Si TFTs for high density、high resolution AMLCDs, and the aperture ratio in TFT array can be significantly improved by using poly-Si TFTs as pixel switching elements. This is because that the device channel width can be scaled down while meeting the same pixel driving requirements as in α -Si TFT AMLCDs. For making high performance poly-crystalline silicon (poly-Si) thin film transistors (TFTs) [16], low-temperature technology is required for the realization of commercial flat-panel displays (FPD) on inexpensive glass substrate, since the maximum process temperature is limited to less than 600℃. There three major low-temperature amorphous-Si crystallization methods to achieve high performance poly-Si thin film, solid phase crystallization (SPC), excimer laser crystallization (ELC), and Metal-Induced Lateral Crystallization (MILC) However, some problems still exist in applying poly-Si TFTs on large-area displays. In comparison with single-crystalline silicon, poly-Si is rich in grain boundary defects as well as intra-grain defects, and the electrical activity of the charge-trapping centers profoundly affects the electrical characteristics of poly-Si TFTs. Large amount of defects serving as trap states locate in the disordered grain boundary regions to degrade the ON current seriously [17]. Moreover, the relatively large leakage current is one of the most important issues of conventional poly-Si TFTs under OFF-state operation [18-19]. In most application, a low-cost substrate is essential and therefore a low temperature process (i.e., $\langle 650^{\circ}$ C) compatible with glass 2 substrates is developed [20]. In summary, it is expected that the poly-Si TFTs will becomes more important in future technologies, especially when the 3-D circuit integration era is coming. More researches studying the related new technologies and the underlying mechanisms in poly-Si devices with shrinking dimensions are therefore worthy to be indulged in.

1.1.2 Defects in Poly-Si film

Due to the granular structure of the poly-Si film, a lot of grain boundaries and intragranular defects exist in the film. The dangling bonds in grain boundaries will affect device characteristics seriously because they act as trapping centers to trap carriers. Carriers trapped by these low energy traps can no longer contribute to conduction, which results in the formation of local depletion region and potential barriers in these grain boundaries. Thus, the typical characteristics such as threshold voltage, subthreshold swing, ON current, mobility and transconductance of TFTs are inferior to those of devices fabricated on single crystal silicon film. As for the leakage current, it is well known that the leakage current increase with the drain voltage and gate voltage. The dominant mechanism of the leakage current is field emission via grain boundary traps due to the high electric field near the drain junction [21-24]. To overcome this inherent disadvantage of poly-Si film, many researches have been focused on modifying or eliminating these grain boundary traps. Traps are associated with dangling bonds arising from lattice discontinuities between different oriented grains or at the Si/SiO2 interface. The most useful method so far to remove traps is to passivate these dangling bonds, such as hydrogen plasma treatment has been utilized for the passivation [25-26], but it is difficult to control the hydrogen concentration in the TFT. The Si-H bonds may be broken under hot-carrier stress [27-28], leading to degradation of electrical characteristics after a long-term operation time. As the number of trapped carrier decreases, the potential barriers in grain boundaries decrease. And the leakage current decreases because of the fewer trap density near the drain region.

1.1.3 Transport properties of Poly-Si

As mentioned in section 1.1.1 and 1.1.2, the device characteristics of poly-Si TFTs are strongly influenced by the grain structure in poly-Si film. Even though the inversion channel region is also induced by the gate voltage as in MOSFETs, the existence of grain structure in channel layer bring large differences in carrier transport phenomenon. Many researches studying the electrical properties and the carrier transport in poly-Si TFTs have been reported. A simple grain boundary-trapping model has been described by many authors in details

[29-31]. In this model, it is assumed that the poly-Si material is composed of a linear chain of identical crystallite having a grain size L_g and the grain boundary trap density N_t . The charge trapped at grain boundaries is compensated by oppositely charged depletion regions surrounding the grain boundaries. It is shown in Figure. 1-1. From Poisson's equation, the charge in the depletion regions causes curvature in the energy bands, leading to potential barriers that impede the movement of any remaining free carriers from one grain to another. When the dopant/carrier density *n* is small, the poly-Si grains will be fully depleted. The width of the grain boundary depletion region x_d extends to be $L_g/2$ on each side of the boundary, and the barrier height *VB* can be expressed as

$$
V_B = \frac{qn}{2\varepsilon_s} x_a^2 = \frac{qnL_s^2}{8\varepsilon_s}
$$
 (1-1)

As the dopant/carrier concentration is increased, more carriers are trapped at the grain boundary. The curvature of the energy band and the height of potential barrier increase, making carrier transport form one grain to another more difficult. When the dopant/carrier density increases to exceed a critical value $N^* = N_t / L_s$, the poly-Si grains turn to be partially depleted and excess free carriers start to spear inside the grain region. The depletion width and the barrier height can be expressed as

$$
x_d = \frac{N_t}{2n} \tag{1-2}
$$

$$
V_B = \frac{qn}{2\varepsilon_s} \left(\frac{N_t}{2n}\right)^2 = \frac{qN_t^2}{8\varepsilon_s n}
$$
 (1-3)

The depletion width and the barrier height turn to decrease with increasing dopant/carrier density, leading to improved conductivity in carrier transport. The carrier transport in fully depleted poly-Si film can be described by the thermionic emission over the barrier. Its' current density can be written as [32].

$$
J = qnv_c \exp[-\frac{q}{KT}(V_B - V)]
$$
\n(1-4)

where n is the free-carrier density, v_c is the collection velocity ($v = kT m * c / 2 \pi$), *VB* is the barrier height without applied bias, and V_g is the applied bias across the grain 8

boundary region. For small applied biases, the applied voltage divided approximately uniformly between the two sides of a grain boundary. Therefore, the barrier in the forward-bias direction decreases by an amount of $V_g/2$. In the reserve-bias direction, the barrier increases by the same amount. The current density in these two directions then can be $u_{\rm H1111}$

expressed as

$$
J_F = qnv_c \exp[-\frac{q}{KT}(V_B - \frac{1}{2}V_g)]
$$
\n
$$
J_F = qnv_c \exp[-\frac{q}{KT}(V_B + \frac{1}{2}V_g)]
$$
\n(1-6)

the net current density is then given by

$$
J = 2qnv_c \exp(-\frac{qV_B}{KT})\sinh(\frac{qV_g}{2KT})
$$
\n(1-7)

at low applied voltages, the voltage drop across a grain boundary is small compared to the thermal voltage kT/q , Eq. (1.7) then can be simplified as

$$
J = 2qnv_c \exp(-\frac{qV_B}{KT})\frac{qV_g}{2KT} = \frac{q^2nv_cV_g}{KT} \exp(-\frac{qV_B}{KT})]
$$
(1-8)

the average conductivity $\sigma = J / E = J L_g / V_g$ and the effective mobility $\mu_{eff} = \sigma / qn$ then can be obtained

$$
\sigma = \frac{q^2 n v_c L_g}{\text{km}} \exp(-\frac{qV_B}{\text{km}})
$$
(1-9)

$$
KT
$$

\n
$$
\mu_{\text{eff}} = \frac{qnv_c L_s}{KT} \exp(-\frac{qV_B}{KT}) \equiv \mu_o \exp(-\frac{qV_B}{KT})
$$
\n(1-10)

where μ_{θ} represents the carrier mobility inside grain regions. It is found that the conduction in poly-Si is an activated process with activation energy of approximately qV_B , which depends on the dopant/carrier concentration and the grain boundary trap density. Applying gradual channel approximation to poly-Si TFTs, which assumes that the variation of the electric field in the y-direction (along the channel) is much less than the corresponding variation in the z-direction (perpendicular to the channel), as shown Fig. 1-2. The carrier density n per unit area (cm-2) induced by the gate voltage can be expressed as

$$
n = \frac{C_{ox}(V_G - V_{TH} - V_{(y)})}{qt_{ch}}
$$
\n(1-11)

$$
I_D = \iint J dx dy = \iint nq\mu_{eff} \frac{dv_y}{dy} dxdy
$$

=
$$
\int_0^W \mu_{eff} dz \int_0^{t_{ch}} nq dx \frac{dV_y}{dy} = W\mu_{eff} C_{ox} (V_G - V_{TH} - V_{(y)}) \frac{dv_y}{dy}
$$
 (1-12)

where *tch* is the thickness of the inversion layer. Therefore, the drain current *ID* of poly-Si TFT then can be given by

$$
\int_{0}^{L} I_{D} dy = W \mu_{eff} C_{ox} \left[\left(V_{g} - V_{th} \right) V_{D} - \frac{1}{2} V_{D}^{2} \right]
$$
\n
$$
I_{D} = \frac{W}{L} \mu_{eff} C_{ox} \left[\left(V_{g} - V_{th} \right) V_{D} - \frac{1}{2} V_{D}^{2} \right]
$$
\n(1-13)

Obviously, this I-V characteristic is very similar to that in MOSFETs, except that the mobility is modified.

1.1.4 Non-ideal effect

There are two major non-ideal effects will limit the TFTs application, including leakage current and kink-effect. The mechanism of these two non-ideal effects is described briefly as bellow.

1.1.4.1. Leakage current

In AMLCD, TFTs play a switching device to turn ON/OFF the current path for charging/discharging the liquid crystal capacitor. Thus, the leakage current should be low enough to remain a pixel gray level before it must be refreshed. The leakage current mechanism in poly-Si has been studied by Olasupe [33]. The leakage current resulted from u_1, \ldots, u_n carrier generation from the poly-Si grain boundary defects. There are three major leakage mechanisms, as shown in Fig. 1-3. The dominant mechanism is a function of the prevailing drain bias. They pointed out carrier generation from grain boundary defects via thermionic emission and thermionic field emission to be prevalent at a low and medium drain biases, and carrier pure tunneling from poly-Si grain boundary defects to be the dominant mechanism at higher drain bias.

1.1.4.2. Kink effect[34]

During devices operation, a high field near the drain could induce impact ionization there.

Majority carriers, holes in the p-substrate for an n-channel poly-Si TFTs, generated by impact ionization will be stored in the substrate, since there is no substrate contact to drain away these charges. Therefore the substrate potential will be changed and will result in a reduction of the threshold voltage. This, in turn, may cause an increase or a kink in the current-voltage characteristics. The kink phenomenon is shown in Fig. 1-4. This float-body or kink effect is especially dramatic for n-channel devices, because of the higher impact-ionization rate of electrons. The kink effect can be eliminated by forming a substrate contact to the source of the transistor.

1-2. Motivation

Low-temperature polycrystalline silicon thin film transistors (LTPS TFTs) have attracted much attention due to the possibility of realizing the integration of driving circuits and pixel elements on one substrate, and the potential to accomplish the system-on-panel(SOP) \circ To meet the requirement of higher circuit density and higher speed, it is necessary to improve the performance of the poly-Si TFTs. However, it has been shown that the performances of poly-Si are affected by the trap states at grain boundaries. In the preview research, Enlarging the grain size and passivating the defects at the grain boundary were widely used methods to reduce the trap states in the grain boundary. Generally, hydrogen plasma treatment has been utilized for the passivation, but it is difficult to control the hydrogen concentration in the TFTs. In recent years, fluorine and nitrogen ion implantation was applied to improve the

electrical characteristics by eliminating the defects in the grain boundary [35-37].However large off-state leakage current and poor stability of polycrystalline silicon thin film transistors (poly-Si TFTs) fabricated by excimer laser annealing(ELA) due to high trap states in poly-Si grain boundaries and at the interface between poly-Si channel layer and gate dielectric are still serious problems。Recently it has been reported that residual ion implantation damage at source/drain junctions of ELA poly-Si TFTs entitled "junction defect" shown in Fig. 1-5 [38] [38] is also one of the problems of poly-Si TFTs \cdot In order to eliminate the junction defects, we propose a poly-Si defect passivation technique wherein the passivating species (Fluorine and Nitrogen) is introduced via ion implantation into the source/drain region • In addition, doses of fluorine and nitrogen varying from $1x10^{14}$ to $1x10^{15}$ cm⁻² were implanted in this work • The electrical characteristics, including I-V measurement, were reported in this study. $u_{\rm mm}$

1.3 Thesis Organization

Chapter 1 Introduction

- 1.1 General Background
	- 1.1.1 Overview of Poly-Silicon thin-film transistors
	- 1.1.2 Defects in Poly-Si film
	- 1.1.3 Transport properties of Poly-Si
	- 1.1.4 Non-ideal effect
- 1.2 Motivation
- 1.3 Thesis Organization

Chapter 2 Fabrication and Experiment

- 2.1 Device Structure and Fabrication
- 2.2 Electrical Characteristics Measurement
- 2.3 Device Parameter Extraction
	- 2.3.1 Determination of threshold voltage
	- 2.3.2 Determination of subthreshold swing
	- 2.3.3 Determination of field effect mobility
	- 2.3.4 Determination of parasitic resistan
	- 2.3.5 Determination of activation energy

Chapter 3 Result and Discussion

- 3.1 Electrical Analysis
	- 3.1.1 Device characteristic of ELA poly-silicon TFTs with fluorine incorporation
	- 3.1.2 Device characteristic of ELA poly-silicon TFTs with nitrogen incorporation
	- 3.1.3 Comparison between ELA poly-Silicon TFTs with fluorine and nitrogen

implantation

3.2 Material Analysis

- 3.2.1 Scanning electron microscopy(SEM)
- 3.2.2 Sheet resistance of laser activation

Chapter 4 Conclusion

Chapter 2

Fabrication and Experiment

2.1 **Device Structure and Fabrication**

It has been reported that the lightly-doped-drain (LDD) structure can effectively decrease the leakage current and the kink current in polysilicon TFTs due to reduction of the electric field intensity near the drain region. However, the above device fabrication processes need more intensive or complex process integration. In this thesis, the poly-Si TFTs with various Fluorine and Nitrogen ion implantation doses were proposed and fabricated. The top view of the devices and the schematic cross section view of devices were shown in Fig. 2.1 and Fig 1896 2.2 , respectively. The fabrication procedure is described as following.

step1 . Substrate.

6-inch 100-mm-thick p-type single-crystal silicon wafers with (100) orientation were used as the starting materials. After a standard cleaning procedure, silicon wafers were coated with 500-nm-thick thermally grown SiO₂ in steam oxygen ambient at 1000°C. In order to simulate the thin film transistor environment, the thick thermal oxide was grown on Si wafers.

step2 .Buffer Oxide Layer.

To prevent impurity diffusion from the substrate, the substrate is general covered with a

layer of deposited $SiO₂$ prior to the deposition of poly-Si. In this work, wafers were deposited with 1 μ m-thick thermally grown wet oxide (SiO₂) in steam oxygen and hydrogen ambient at 970[°]C by high temperature system.

step3 Poly-Si film formation.

We deposited 500-nm α -Si films by LPCVD system. The α -Si films were performed using silane(SiH₄) as a reactant gas at 550° C. In this study, poly-Si film re-crystallized methods used were the continuous scanning for large area crystallization(Excimer Laser Anneal, ELA).During laser 308nm XeCl excimer laser with a beam spot of 1.8 x 23.1mm² was irradiated with scanned with 98% overlap from pulse to pulse with the repetition rate 20Hz for continuous scanning. The laser energy density was 320mJ/cm². After lithography \overline{u} and \overline{u} and transformer couple plasma (TCP9400-SE) etching (in steam mixed Cl2 and HBr ambient at 65℃ by 7mTorr), the devices active region were form.

Step4. Gate oxide formation.

After defining the active region, the photoresist was removed by using O3 plasma etching and pure H2SO4 solution. The following step was to remove the polymer which was formed during the plasma etching. The remove for residue of polymer was realized by SC1 solution $(NH_4OH:H_2O_2:H_2O=0.25:1:5)$. Before gate oxide deposition, the STD clean was used to clean

Chapter 2

the wafers. The HF dip was necessary to remove the native oxide at the poly-Si surface. Then, a 50nm layer of tetra-ethyl-ortho-silicate (TEOS) gate oxide was deposited by LPCVD at 700 ℃. The thickness of gate oxide was determined by N&K optical analyzer.

Step5. Gate electrode formation.

After deposition of gate insulators, 300-nm-thick poly-silicon films were formed immediately on the gate insulators by LPCVD at 620℃. There was no any chemical solution clean between the deposition of TEOS oxide and poly-Si gate. The second poly-Si layer was then patterned by transformer couple plasma (TCP9400-SE) etching to define the gate regions.

Step6. Light-doped-drain regions formation.

 After the gate definition, source and drain regions were formed by phosphorous and *Fluorine* or *Nitrogen* ions implantation. The ion accelerating energy and the dosage are show in Table 2.1.

Step7. Spacer formation.

 A 400nm-thick SiO2 oxide, used as spacer layer, was deposited at 350℃ by HDP-CVD system.After deposition, the spacer profile were patterned by reactive ion etching system (TEL5000S) with 5.8nm/sec of etching rate.

Chapter 2

Step8.Heavy-doped n-type regions formation

 After the spacer definition, heavy-doped n-type regions were formed by phosphorous ions implantation. The ion accelerating energy is at 60 KeV and the dosage is $1x10^{15}$ cm⁻².

Step9.Post-implantation anneal

 Post-implantation annealing methods were used to active the implanted dopants. Based on above, we choose the laser annealing method. During laser irradiation, the 308nm XeCl excimer laser with scanned with 95% overlap from pulse to pulse for continuous scanning. The laser energy density was 250mJ/cm^2 .

Step10. Passivation layer and contact hole formation.

 The passivation layer was used by HDP-CVD of low temperature system. The passivation layer was 500-nm-thick to cap the poly-Si TFTs devices. Then the contact holes were patterned and etched by buffer oxide etching (BOE) solution. The size of contact holes were 5x5 μ m².

Step11. Metallization.

The 700-nm aluminum layers were deposited by physical vapor deposition (PVD) and then patterned at the source, drain, and gate electrode as the metal pads.

2.2 Electrical Characteristics Measurement

The electrical property analysis instrument mainly used the Agilent 4156A semiconductor analyzer. The Agilent 4156A semiconductor analyzer with probe stations was used to analyze the electrical properties of the devices. In our experiment, it was used for I-V measurement and bias-temperature-stress (BTS). The ground probe station was provided an electrical isolation. The water-cooled thermal plate within an optical shielding box and plate could be controlled by the TPO315A thermal controller between 25°C and 300°C. The source measurement units (SMUs) were used to control voltage sources where current flowing through could be measured. The voltage or current sources were supplied by Agilent 4156A semiconductor analyzer.

2.3 Device Parameter Extraction

In this section, we will introduce the methods of typical parameters extraction such as threshold voltage (V_{TH}) , subthreshold slope $(S.S)$, field-effect mobility (μ_{FE}) , parasitic resistance(R_p), and activation energy (E_a).

2.3.1 Determination of threshold voltage

Many methods are used to determinate the threshold voltage (*VTH*) which is the most important parameter required for TFT application. In poly-Si TFTs, the method used to

determinate the threshold voltage is constant drain current method where the gate voltage at a specified drain current In value is taken as the threshold voltage. This technique is adopted in most studies of TFTs. Typically, the threshold current $I_N = I_D / (W_{\text{eff}} / L_{\text{eff}})$ is specified at 10 nA for $V_D = 0.1V$ (linear region) and 100 nA for $V_D = 5V$ (saturation region) in most papers to extract the threshold voltage of poly-Si TFTs.

2.3.2 Determination of subthreshold swing

Subthreshold swing (V/dec.) is a typical parameter to describe the gate control ability of gate toward channel. It is defined as the amount of gate voltage required to increase/decrease drain current by one order of magnitude. The subthreshold swing should be independent of drain voltage and gate voltage. However, in reality, subthreshold swing might increase with drain u_1, \ldots, u_n voltage due to short-channel effects such as charge sharing, avalanche multiplication, and punchthrough-like effect. The subthreshold swing is also related to gate voltage due to undesirable factors such as serial resistance and interface state.

The subthreshold swing of the transfer characteristics is defined as

$$
S.S. = \frac{\Delta V_G}{\Delta \log(I_D)}
$$

In this experiment, the subthreshold swing is defined as the gate voltage required to decrease the threshold current by one orders of magnitude (from 10^{-9} A to 10^{-7} A).

2.3.3 Determination of field effect mobility

The field-effect mobility (μ*FE*) is determined from the transconductance (*gm)* at low drain voltage (V_D =0.1V). The transfer I-V characteristics of poly-Si TFT can be expressed as

$$
I_{D} = \mu_{FE} C_{ox} \frac{W}{L} \bigg[(V_{G} - V_{TH}) V_{D} - \frac{1}{2} V_{D}^{2} \bigg]
$$

where

Cox is the gate oxide capacitance per unit area,

W is channel width,

L is channel length,

VTH is the threshold voltage.

If *V_D* is much smaller than *V_G-V_{TH}* (i.e. *V_D* << *V_G-V_{TH}*) and *V_G> V_{TH}*, the drain current can be approximated as:

$$
I_D = \mu_{FE} C_{ox} \frac{W}{L} (V_G - V_{TH}) V_D
$$

The transconductance is defined as

$$
g_m = \frac{\partial I_D}{\partial V_G} \big|_{V_D = const.} = \frac{W C_{ox} \mu_{FE}}{L} V_D
$$

Therefore, the field-effect mobility can be obtained by

$$
\mu_{FE} = \frac{L}{C_{ox}WV_D}g_m
$$

2.3.4 Determination of parasitic resistance

Besides of photo leakage current, we also carry about the ON current of device. As the TFT-LCD display is larger, we have shorter time to charge the storage capacitor to certain voltage. So improving ON current is the main solution to charge capacitor in short time. We propose a solution to solve the ON current issue by using a low resistance channel to replace the a-Si:H channel. According to the Transfer Line Method (TLM model), seeing figure 2-3 , it shows that the resistance between source and drain are channel resistance and two parasitic resistance[39] .

- $R_{on} = R_{channel} + 2R_{parastic}$
- where $: R_{channel} = \frac{L}{W} \frac{1}{\mu C} \frac{1}{(V_G V_T)}$ and: R_{parastic} is independent of L L:channel length
- W: channel width

m : mobility

V_T : threshold voltage

Because poly film have less resistance than a-Si:H film, we choose direct deposited poly film to replace the conventional a-Si:H film and we reduce the channel resistance[40]. We also use direct deposited N^+ poly to reduce parasitic resistance too .As long as the total resistance can be lowered, the mobility can be raised. Therefore, the on current can be increased too.

VG: gate voltage

2.3.5 Determination of activation energy

When gate voltage is applied in field effect structures, positive gate voltages cause accumulation of electrons near the gate/channel interface. The induced electrons fill the available states above the Fermi level. Then, the Fermi level is shifted towards the conduction band EC (towards higher energy). Negative gate voltages cause emission of electrons from the states below the Fermi level. Consecutively, Fermi level shift towards the valence band EV (towards lower energy levels).

The rate at which EF moves towards the conduction band (in n-channel poly-Si TFTs) depends on the density of states located in the band gap and on the distribution of tail states close to the conduction band. When gate voltage (V_g) is small, the Fermi level is located in deep states. Increasing V_g leads to a shift of the Fermi level towards the conduction band, and the tail band \overline{u} \overline{u} states become important. Other way to shift the Fermi level is by thermal activation of the carriers. Ips in poly-Si TFTs can be temperature activated [41]. From measurements of the temperature dependent current at constant gate voltage (V_g) , we can deduce the activation energy $E_a = E_C - E_F$ as a function of the gate voltage. To use the following dependence:

$$
\ln \sigma_2 - \ln \sigma_1 = \frac{-E_a}{K_B} \times \left(\frac{1}{T_2} - \frac{1}{T_1}\right)
$$

$$
\sigma_1 = \frac{L}{W \times d} \times \frac{I_{DS1}}{V_{DS}}
$$

$$
\sigma_2 = \frac{L}{W \times d} \times \frac{I_{DS2}}{V_{DS}}
$$

Where

 σ_1 is channel conductivity at temperature T₁,

 σ_2 is channel conductivity at temperature T₂,

*I DS*¹ is the drain-source current at temperature T₁,

I DS2 is the drain-source current at temperature T₂,

K_B is the Boltzmann constant,

 W is the length of the channel,

L is the width of the channel,

d is the thickness of the channel.

By measuring the drain-source voltage at different temperatures and keeping the same drain-source current, and then the activation energy (i.e. the Fermi level position) can be determined from the slope of the Arrhenius plot $(log(Ins)$ vs. 1000/T) by the following **TATION** equation:

$$
\log I_{DS2} - \log I_{DS1} = \frac{-E_a}{1000 \times \log(e) \times K_B} \times \left(\frac{1000}{T_2} - \frac{1000}{T_1}\right)
$$

If we apply different gate voltages (V_g) , we will get different channel conductivity and corresponding drain-source current. Therefore, different Arrhenius plots can be obtained for each value of Vg. The activation energy can be found as a function of the gate voltage. For that reason, it is necessary to measure the transfer characteristics at different temperatures.
Result and Discussion

3.1 Electrical Analysis

3.1.1 Device characteristic of ELA poly-silicon TFTs with fluorine incorporation

Fig. 3.1 and Fig. 3.2 show typical transfer characteristics for various fluorine ion implantation dosages and standard poly-Si TFTs at $V_D=0.1V$ and $V_D=5V$, respectively. Table 3.1 lists key parameters of poly-Si TFTs. Fig. 3-3 to 3-5 show the TFTs' field effect mobility (μ ^{*FE*}), threshold voltage (V ^{*TH*}), subthreshold swing (*S.S*) as a function of various fluorine ion implantation dosage, respectively. This result showed that the electrical characteristics could be improved for the fluorine ion implantation dosage was at $1x10^{14}$ cm⁻². The field effect mobility increased from 127.625 to 138.160 cm²/V-s. The increasing μ _{FE}, decreasing *VTH* and steep *S.S* make it more potential for poly-Si TFTs application. As the implantation dosage increased to $1x10^{15}$ cm⁻², the electrical characteristics had a serious degradation compared with $1x10^{14}$ cm⁻² implanted devices. It was found that the over amount of fluorine ion implantation doses caused the degraded electrical characteristics. The mechanism will be discussed in the following sections.

The output characteristics of the fluorine implanted poly-Si TFTs and control TFTs are compared as shown in Fig. 3-6. It was found that the TFT with $1x10^{14}$ cm⁻² implantation doses

had the highest drain current in the same drain voltage, and drain current had degradation when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. This trend is the same as the transfer characteristics as shown in Fig. 3-1 and Fig. 3-2.

3.1.1.1 The effects of fluorine passvation.

It was known that the electrical characteristics of poly-Si TFTs, such as field effect mobility (μ ^{*FE*}), threshold voltage (V ^{*TH*}), and subthreshold swing (*S.S*), were affected by the trap state density [42-44]. Table 3.2 lists their relationship. From above relation, we can know the increasing effect mobility, steep subthreshold swing and the decreasing threshold voltage compared with control without fluorine incorporation are attributed to tail states and deep states had been repaired for the TFTs with $1x10^{14}$ cm⁻² implantation doses. Moreover, it is reported that the fluorine atoms in the poly-Si channel can also passivate the dangling bonds to decrease deep state density [45], resulted in the subthreshold swing of the implanted device were improved. Because of that, we infer that fluorine atoms diffuse from source/drain region to channel and pile up at the SiO_2 /poly-Si interface. By the fluorine incorporation, fluorine atoms bond with dangling Si and Si-O bonds so that the trap states had been terminated. Furthermore, fluorine atoms can break the stress induced strained bonds, likely the strained Si-O-Si bonds and Si-Si bonds to form stronger Si-F bonds, leading to local stress relaxation and thus decreasing the tail state density. In order to realize whether fluorine diffuse from source/drain region to channel or not, the transfer line method [39] such as below have been used.

Transfer Line Method:

- L : physical channel length
- ΔL : dopants diffusion length
- L_{eff} : typical channel length
- μ_{eff} : effective intrinsic carrier mobility
- W_{eff} : effective channel width

From above formula, we measure the output characteristics of poly-Si TFTs with different channel length, and extract the parameters such as R_{SD} and μ_{eff} shown in Table 3.3

and Fig. 3.7 to Fig. 3.8

As shown in Table 3.3, effective intrinsic carrier mobility is $91.239 \text{(cm}^2/\text{V-s})$ for the fluorine device with implantation dosage of $1x10^{14}$ cm⁻², that is, the fluorine atoms diffusing from source/drain region to channel region lead to trap states had been repaired. Therefore, during the post-implantation annealing, the junction defects located in the junction between channel and source/drain region were eliminated by diffusing fluorine atoms. In addition, interface states were also passivated, resulted in the subthreshold swing of the implanted device were improved. Source/Drain resistance is 2.50 (KΩ) for the fluorine device with implantation dosage of $1x10^{14}$ cm⁻². The lower Source/Drain resistance result from trap density terminated leads to the higher on-state current.

The other phenomenon was observed in the Fig. 3.1, TFTs' field effect mobility (μ_{FE}) , u_1, \ldots, u_n threshold voltage (V_{TH}) , subthreshold swing $(S.S)$ and drain current had degradation when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. It is reported that new fluorine ion implantation technique reduces the growth of extrinsic defects, and dopant activation, on the contrast, enhances the sheet resistance in high-dose phosphorous(P) ion-implanted layers [46]. The supersatuation of Si_I (interstitial silicon atoms) in high-dose phosphorous ion-implanted layers and they conclude that Si_I trapping may occur through some kind of bond between P and Si_I during the ion implantation. During post-implantation anneal, the $Si_I⁺-P⁺$ pairs enhance the the growth of extrinsic defects shown in Fig. 3.9. When

an additional fluorine (F) ion implantation was carried out, F atoms seemed to be trapped easily by P dopants rather than Si_I and created F-P⁺ pairs, due to the high electronegativity of F atoms, and possibly the strength of the electronic bond. $F-P^+$ pairs reduce the dopant activation, and prevent phosphorous dopants from creating electronically trapped Si_I during ion implantation and post-implantation anneal. As a result, growth of the extrinsic defects are reduced by appropriate fluorine dosage. On the contrary, over dosage leads to $F-P^+$ pairs is too much due to the high electronegativity of F atoms and generates extrinsic defects. $F-P^+$ pairs reduce the carrier concentration result from Si-P pairs lost to cause the increasing parasitic resistance. Moreover, extrinsic defects degrade the electrical characteristics of poly-Si TFTs.

3.1.2 Device characteristic of ELA poly-silicon TFTs with nitrogen incorporation

Fig. 3.10 and Fig. 3.11 show typical transfer characteristics for various nitrogen ion implantation dosages and standard poly-Si TFTs at $V_D=0.1V$ and $V_D=5V$, respectively. Table 3.4 lists key parameters of poly-Si TFTs. Fig. 3-12 to 3-14 show the TFTs' field effect mobility (μ ^{*FE*}), threshold voltage (V ^{*TH*}), subthreshold swing (*S.S*) as a function of various nitrogen ion implantation dosage, respectively. This result showed that the electrical characteristics could be improved for the nitrogen ion implantation dosage was at $1x10^{14}$ cm⁻². The field effect mobility increased from 127.625 to 155.310 cm²/V-s. The increasing μ _{FE},

decreasing *VTH* and steep *S.S* make it more potential for poly-Si TFTs application. As the implantation dosage increased to $1x10^{15}$ cm⁻², the electrical characteristics had a serious degradation compared with $1x10^{14}$ cm⁻² implanted devices. It was found that the over amount of nitrogen ion implantation doses caused the degraded electrical characteristics. The mechanism will be discussed in the following sections.

The output characteristics of the nitrogen implanted poly-Si TFTs and control TFTs are compared as shown in Fig. 3-15. It was found that the TFT with $1x10^{14}$ cm⁻² implantation doses had the highest drain current in the same drain voltage, and drain current had degradation when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. This trend is the same as the transfer characteristics as shown in Fig. 3-10 and Fig. 3-11. *3.1.2.1 The effects of nitrogen passvation.*

As shown in Table3.4, we can know the increasing effect mobility, steep subthreshold swing and the decreasing threshold voltage compared with control without nitrogen incorporation are attributed to tail states and deep states had been repaired for the TFTs with $1x10^{14}$ cm⁻² implantation doses. Moreover, it is reported that the nitrogen-implanted polysilicon TFT had the better performance [47-48]. Base on above reasons , the improved electrical characteristics might be attributed to nitrogen atoms diffusing from source/drain region to channel region. By the nitrogen incorporation, nitrogen atoms bond with dangling Si and Si-O bonds so that the trap states had been terminated. In order to obtain the source/drain resistance , the transfer line method [39] have been used. The results are shown in Table3.5

and Fig. 3.16 to Fig. 3.17. The value of the source/drain resistance reflects the on-state current of poly-Si TFTs. The lower the source/drain resistance is , the higher the on-state current is. This indicates that nitrogen itself has some passivation effect on trap states of source/drain region for the TFTs with $1x10^{14}$ cm⁻² implantation doses. Source/Drain resistance increased when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. The nitrogen atoms whould increase the source/drain resistance due to the increasing electron scattering probably, which will result in the decrease of the drain current.

The other phenomenon was observed in the Fig. 3.10, TFTs' field effect mobility (μ_{FE}) , threshold voltage (V_{TH}) , subthreshold swing $(S.S)$ and drain current had degradation when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. The over amount of nitrogen ion implantation doses result in lots of Si-N bonds in the poly-Si film. The more Si-N u_1, \ldots bonds ,the lower conductivity in the nitrogen implanted poly-Si film.

3.1.3 Comparison between ELA poly-Silicon TFTs with fluorine and nitrogen

 Fig. 3.18 and Fig. 3.19 show typical transfer characteristics for various fluorine and nitrogen ion implantation dosages and standard poly-Si TFTs at $V_D=0.1V$ and $V_D=5V$, respectively. Table 3.6 lists key parameters of poly-Si TFTs. Significantly, we can see that N passivation results in the highest mobility and the steepest subthreshold slope, followed by F passivation. It is likely that the passivation reaction is limited by kinetics as the silicon film cools within 1 μs after excimer laser pulse [49]. The efficacy of passivation correlates well

with the bonding enthalpies between Si and the passivation species: Si-N has the lowest enthalpy(470 kJ/mol), so that Si-N bonds are formed most easily, followed by Si-F(553 kJ/mol).[50]

3.1.3.1 The activation energy variation with fluorine and nitrogen incorporation

Fig. 3-20 shows the activation energy of drain current as a function of gate voltage measured at *VD*=5V for standard , nitrogen and fluorine ion implanted poly-Si TFTs. the activation energy was extracted by the measurement of *ID*-*VG* characteristic in the temperature range from 30°C to 90°C. It was found that the activation energy was reduced for fluorine and nitrogen ions implanted poly-Si TFTs when the devices turn on. It implied that the trap density eliminate by using fluorine and nitrogen ions implantation. However, In the off state we found that the activation energy of the fluorine and nitrogen ions implanted TFTs was u_1, \ldots, u_n higher than that of the standard TFTs, resulted from lower leakage current as shown in Fig. 3-18. When the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses, the activation energy as shown in Fig. 3.21 was increased for fluorine and nitrogen ions implanted poly-Si TFTs when the devices turn on. It indicated that trap density increased on the contrary.

3.2 Material Analysis

3.2.1 Scanning electron microscopy(SEM)

The average grain size of the poly-Si measured using scanning electron microscopy is

approximately 250nm.

3.2.2 Sheet resistance of laser activation

 In this work, the poly-Si film with various Fluorine and Nitrogen ion implantation doses were proposed and fabricated. The schematic cross section view of devices were shown in Fig. 3.23. The fabrication procedure is described as following.

 4-inch 100-mm-thick p-type single-crystal silicon wafers with (100) orientation were used as the starting materials. To prevent impurity diffusion from the substrate, the substrate is general covered with a layer of deposited $SiO₂$ prior to the deposition of poly-Si. In this work, wafers were deposited with 1μ m-thick thermally grown wet oxide (SiO₂) in steam oxygen and hydrogen ambient at 970℃ by high temperature system. We deposited 500-nm α-Si films by LPCVD system. The α-Si films were performed using silane(SiH₄) as a reactant \overline{u} gas at 550℃.In this study, poly-Si film re-crystallized methods used were the continuous scanning for large area crystallization(Excimer Laser Anneal, ELA).During laser 308nm XeCl excimer laser with a beam spot of 1.8×23.1 mm² was irradiated with scanned with 98% overlap from pulse to pulse with the repetition rate 20Hz for continuous scanning. The laser energy density was 320mJ/cm². Following recrystallization, phosphorous and **Fluorine** or **Nitrogen** ions implantation were performed. The ion accelerating energy and the dosage are show in Table 3.7. Post-implantation annealing methods were used to active the implanted dopants. Based on above, we choose the laser annealing method. During laser irradiation, the

308nm XeCl excimer laser with scanned with 95% overlap from pulse to pulse for continuous scanning. The laser energy density were $100, 200, 250, 300 \text{mJ/cm}^2$. Finally, sheet resistances were measured using four-point probe method.

 Fig.3-24. shows that sheet resistance (Rs) as a function of the laser energy density for different fluorine ion implanted dosage samples. Fig. 3-25, shows that sheet resistance (Rs) as a function of the laser energy density for different nitrogen ion implanted dosage samples. As shown in Fig 3-24. and Fig. 3-25., when the laser energy density was below 250 mJ/cm², the damage owing to ion-implantation didn't repaired completely. With the increasing laser energy density, sheet resistance decreased. Sheet resistance gets up to optimum value until laser energy density is 250 mJ/cm². Moreover, while the laser energy density is 250 mJ/cm², sheet resistance of experimental devices with additional fluorine ions incorporation of $1x10^{13}$ 40000 or $1x10^{14}$ cm⁻² doses is lower than that of control devices. It means that passivation effect occurs. By the fluorine incorporation, the trap density has been terminated. The phenomenon is also observed in the nitrogen case. Sheet resistance increased when the implantation dosage increased to $1x10^{15}$ cm⁻² implantation doses. The causes had been discussed in section 3.1.1.1 and 3.1.2.1.

	$Dosage(cm-2)$	(Kev) energy
Phosphorous	$5x10^{13}$	55
Fluorine	$1x10^{14}$	33
	$1x10^{15}$	33
Nitrogen	$1x10^{14}$	28
	$1x10^{15}$	28

Table 2.1 The different dosage and ion accelerating energy of various dopant species are in light doped n-type region.

Table 3.1 Key parameters of poly-Si TFTs with different fluorine dosage.

Table 3.2 The relation between the electrical parameter and the location of the trap states. E BI

 0.006

	$R_{sd}(K\Omega)$	μ_{eff} (cm ² /V-s)
Control	2.57	86.895
F1E14	2.50	91.239
F1E15	7.85	2.985

Table 3.3 Transfer Line method parameters of poly-Si TFTs with different fluorine implantation dosage.

$W/L = 10/8 \text{ (um/um)}$	Mobility	S.S.	Vth
Control	127.625	1.877	-2.429
N 1E14	155.310	0.907	-5.333
N 1E15	63.540	2.270	-0.536

Table 3.4 Key parameters of poly-Si TFTs with different nitrogen dosage.

Table 3.5 Transfer Line method parameters of poly-Si TFTs with different nitrogen implantation dosage.

$W/L = 10/8 \text{ (um/um)}$	Mobility	S.S.	Vth
Control	127.625	1.877	-2.429
F 1E14	138.160	1.067	-2.811
N 1E14	155.310	0.907	-5.333

Table 3.6 Key parameters of poly-Si TFTs with fluorine and nitrogen ion implantated.

$Dosage(cm-2)$		ion accelerating
		(Kev) energy
Phosphorous	5x10 ¹³	17
Fluorine	$1x10^{13}$	11
	$1x10^{14}$	11
	$1x10^{15}$	11
Nitrogen	$1x10^{13}$	9
	$1x10^{14}$	9
	$1x10^{15}$	9

Table 3.7 The different dosage and ion accelerating energy of various dopant species are in heavy doped n-type region.

Fig.1-1 Sketch of the band diagram of the polycrystalline silicon films

Fig.1-2 A schematic MOSFET cross section, showing the axes of coordinates and the bias voltages at the four terminals for the drain-current model.

Fig.1-3 Three possible mechanisms of leakage current in poly-Si TFTs, including thermionic emission, thermionic field emission and pure tunneling

Fig.1-4 The kink effect in the output characteristics of an *n*-channel SOI MOSFET

Fig.1-5 Rresidual ion implantation damage at source/drain junctions of ELA poly-Si TFTs entitled "junction defect"

Fig.2-1 The top view of TFT

Fig. 2-2 Cross-section view of TFT

Transfer Line Method

Fig.2-3 Schematic of transfer line method from source to drain resistance.

VD=0.1V · L=0.8um · W=10um

Fig.3-1 Transfer characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =0.1V EIS.

VD=5V , L=0.8um , W=10um

Fig.3-2 Transfer characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =5V

Fig.3-4 Threshold voltage (V_{th}) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.

Fig.3-6 Output characteristic for fluorine implanted ELA Poly-Si TFT and control ELA Poly-Si TFT

Fig.3-8 Effective Mobility (μ_{eff}) as a function of the different fluorine implantation dosage ELA poly-Si TFTs.

Fig. 3-9 Si_I⁺-P⁺ pairs enhance the the growth of extrinsic defects

Fig.3-10 Transfer characteristic for nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =0.1V

Fig.3-12 Field effect mobility (μ _{FE}) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.

Fig.3-13 Threshold voltage (V_{th}) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.

Fig.3-14 Subthreshold Swing (S.S.) as a function of the different ditrogen implantation dosage ELA poly-Si TFTs.

Fig.3-16 Parasitic resistance (Rp) as a function of the different nitrogen implantation dosage ELA poly-Si TFTs.

Fig.3-18 Transfer characteristic for fluorine and nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at $V_D=0.1V$

Fig.3-19 Transfer characteristic for fluorine and nitrogen implanted ELA Poly-Si TFT and control ELA Poly-Si TFT at V_D =5V

Fig.3-20 The activation energy of drain current as a function of gate voltage measured at *VD*=5*V* for standard, fluorine and nitrogen ion implanted ELA poly-Si TFTs

Fig.3-21 The activation energy of drain current as a function of gate voltage measured at *VD*=5*V* for standard, fluorine and nitrogen ion implanted ELA poly-Si TFTs

Fig.3-22 SEM image of ELA-processed poly-Si film after secco-etch

Fig.3.23 The schematic cross section view of devices

Fig.3.24 Sheet resistance(Rs) as a function of the laser energy density for different fluorine ion implanted dosage.

Fig.3.25 Sheet resistance(Rs) as a function of the laser energy density for different nitrogen ion implanted dosage.

Conclusion

 Low temperature poly-silicon thin film transistors with fluorine and nitrogen ion implanted source/drain were investigated in this study. In order to eliminate the junction defects, we propose a poly-Si defect passivation technique wherein the passivating species (Fluorine and Nitrogen) is introduced via ion implantation into the source/drain region. Without plasma treatment , Source/Drain with fluorine and nitrogen ion-implanted dosage of $1x10^{14}$ cm⁻² Poly-Si TFTs have already achieved better device performances, such as a higher mobility, a lower threshold voltage and a steeper subthreshold swing. It is believed that the fluorine and nitrogen atoms diffusing from source/drain region can break the stress induced strained bonds, likely the strained Si-O-Si bonds and Si-Si bonds to form stronger Si-F bonds, leading to local stress relaxation and thus decreasing the tail state density. Moreover, the fluorine and nitrogen atoms in the poly-Si channel can also passivate the dangling bonds to decrease deep state density. In addition, the lower off-state current indicates that "Junction defect" owing to laser beam diffraction had been repaired. The higher on-state current implied that activation efficiency in source/drain region improved. Source/Drain with fluorine and nitrogen ion-implanted dosage of $1x10^{15}$ cm⁻² Poly-Si TFTs lead to poor device performances. Higher source/drain resistance results from $F-P^+$ pairs for fluorine passivation and electron scattering for nitrogen passivation.

Reference

- [1] H. Oshima and S. Morozumi, "Future trends for TFT integrated circuits on glass substrates," *IEDM Tech. Dig*., 157 (1989)
- [2] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT
- technology for active matrix OLED displays ," *IEEE Trans. Electron Devices*, vol. 48,
- pp. 845-851, 2001
- [3] H. Kuriyama et al., "An asymmetric memory cell using a C-TFT for ULSI SRAM," *Symp. On VLSI Tech*., p.38, 1992
- [4] T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanala, N. Hashimoto, A. Shimizu,
- N. Ohki, K. Ishibashi, K. Sasaki, T. Nishida, T. Mine, E. Takeda, and T. Nagano, "Advanced TFT SRAM cell technology using a phase-shift lithography," *IEEE Trans.* $n_{\rm H\,III}$ *Electron Devices*, Vol. 42, pp.1305-1313,1995.
- [5] K. Yoshizaki, H. Takaashi, Y. Kamigaki, T.asui, K. Komori, and H. Katto, *ISSCC Digest of Tech.*, p.166, 1985

[6] N. D.Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French , "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices,* Vol. 43, pp. 1930-1936, 1996.

[7] T. Kaneko, U. Hosokawa, N. Tadauchi, Y. Kita, and H. Andoh, "400 dpi integrated contact type linear image sensors with poly-Si TFT's analog readout circuits and dynamic shift registers," *IEEE Trans. Electron Devices*, Vol. 38, pp. 1086-1093, 1991

[8] U. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, *Proc. of IEEE Solid-State Circuits Conference (ISSCC)*, p. 266 , 1998.

[9] N.Yamauchi, U. Inava, and M. Okamura, "An integrated photodetector- amplifier using a-Si p-i-n photodiodes and poly-Si thin-film transistors," *IEEE Photonic Tech. Lett*, Vol. 5, pp. 319-321, 1993.

[10] M. G. Clark, *IEE Proc. Circuits Devices Syst*, Vol. 141, 133 (1994)

[11] Noriyoshi Yamauchi, Jean-Jacques J. Hajjar and Rafael Reif, "Polysilicon Thin-Film Transistors with Channel Length and Width Comparable to or Smaller than the Grain Size of the Thin Film," *IEEE Trans. Electron Devices*,Vol. 38, pp 55-60, 1991

[12] Singh Jagar, Mansun Chan, M. C. Poon, Hongmei Wang, Ming Qin, Ping K. Ko, Yangyuan Wang, "Single Grain Thin-Film-Transistor (TFT) with SOI CMOS Performance Formed by Metal-Induced-Lateral-Crystallization," *IEDM Tech. Dig.*, pp. 293-296, 1999.

[13] K. Nakazawa, "Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si2H6 gas," *J. Appl. Phys*, Vol. 69, pp. 1703-1706, 1991.

[14] T. J. King and K. C. Saraswat, "Low-temperature fabrication of poly-Si thin-film transistors," *IEEE Electron Device Lett*, Vol. 13, pp. 309-311, 1992. [1.15] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, "High mobility poly-Si TFT by a new excimer laser annealing method for large area electronics," *IEDM Tech. Dig*, Vol. 91, p. 563, 1991 [16] S. W. Lee and S. K. Joo, "Low temperature poly-Si thin-film transistor fabricated by metal-induced lateral crystallization," *IEEE Electron Device Lett.*, vol. 17, p. 160, 1996.

[17] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors," *J. Appl. Phys.* Vol. 53, pp.1193-1202, 19 u_{1111}

[18] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, "Anomalous off-current mechanisms in n-channel poly-Si thin film transistors." *Solid-State-Electronics*, Vol.38, pp.2075-2079, 1995

[19] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, "Analysis of Leakage Currents" in Poly-silicon Thin Film Transistors," *IEDM Tech. Dig*., vol. 93, pp. 385-387, 1993

[20] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, Vol. 43, No. 11, pp. 1930-1936,
1996.

[21] K. Ono, T. Anoyama, N. Konishi, and K. Miyata, "Analysis of current-voltage characteristics of low-temperature-processed polysilicon thin-film transistors, " *IEEE Trans. Electron. Device*, Vol.39, no.5, p.792, 1992.

[22] M Hack, I. W. Wu, T. J. King, and A. G. Lewis, "Analysis of leakage currents in poly-silicon thin-film transistors, " *IEEE IEDM Tech.* Dig., 1993, p385.

[23] A. Rodriguez, E.G. Moreno, H. Pattynn, J. F. Nijis, and R. P. Mertens, "Model for the anomalous off current of polysilicon thin film transistors and diodes," *IEEE Trans. Electron Devices*, Vol.40, no.5, p.938, 1993.

[24] I. W. Wu, A. G. Lewis, T. Y. Huang, W. B. Jackson, and A. Chiang, "Mechanism and device-to-device variation of leakage current in polysilicon thin film $u_{\rm max}$ transistors, " *IEEE IEDM tech.* Dig., 1990, p.867. [1.25] T. I. Kamins and Marcoux, "hydrogenation of transistors fabricated in polycrystalline-silicon films, " *IEEE Electron Device Lett.*, Vol.1, no.8, p.159, 1980

[26] A. Yin and S. J. Fonash, "High-performance p-channel poly-Si TFTs using electron cyclotron resonance hydrogen plasma passivation, " *IEEE Electron*

Device Lett., Vol.15, no.12, p.502, 1994.

[27] M. Hack, A. G. Lewis, and I. W. Wu, "Physical models for degradation effects in polysilicon thin film transistors, " *IEEE Trans. Electron Devices*, Vol.40, no.5, p.890, 1993.

[28] A. G. Lewis, I. W. Wu, M. Hack,, A. Chiang, and R. H. Bruce, "Degradation of polysilicon TFTs during dynamic stress, "*IEEE IEDM Tech. Dig*., p.575, 1991.

[29] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M.

Rider, "Conductivity behavior in polycrystalline semiconductor thin film

transistors," *J. Appl. Phys*. Vol. 53, pp.1193-1202, 1982

[30] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, "Anomalous off-current mechanisms in n-channel poly-Si thin film transistors."

Solid-State-Electronics, Vol.38, pp.2075-2079, 1995

[31] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, "Analysis of Leakage Currents in Poly-silicon Thin Film Transistors," *IEDM Tech. Dig*., vol. 93, pp.385-387, 1993 41111

[32] "Polycrystalline silicon for integrated circuits and displays", second edition, written by Ted Kamins, pp.200-210.

[33] K. R. Olasupo and M. K. Hatalis, "Leakage Current Mechanism in Sub-Micron Polysilicon Thin-Film Transistors "*IEEE Trans. Electron Devices*, Vol. 43, pp.1218, (1996).

[34] "Semiconductor devices physics and technology", second edition, written by S.M Sze, pp. 199-213

[35] H. N. Chern, C. L. Lee, and T. F. Lei, "The effects of fluorine passivation on

polysilicon thin-film transistors," *IEEE Transaction on electron devices*. Vol.41, .p.698, 1994

[36] J. W. Park, B. T. Ahn and K. Lee, "Effects of F+ implantation on the characteristics of poly-Su films and low-temperature n-ch poly-Si thin-film transistors, "*Jan. J. Appl. Phy*. Vol.34**,** p.1436, 1995

[37] Shigeto Maegawa, Takashi Ipposhi, Shigenobu Maeda, Hisayuki Nishimura, Tsutomu Ichiki, Motoi Ashida, Osamu Tanina, Yasuo Inoue, Tadashi Nishimura, Member, IEEE and Natsuro Tsubouchi, "Performance and reliability improvements in poly-Si TFT's by fluorine implantation into gate poly-Si, " *IEEE Trans. Electron Devices*, Vol.42, no.6, 1995.

[38]K.C.Park, S.H. Jung, M.C.LEE, S.H Kang, K.C. Moon and M.K. Han,"Junction \overline{u} Defects of Self-Aligned,Excimer-Laser-Annealed Poly-Si TFTs." IEEE 0-7803-7462-2/2/02(2002).

[39] C.Mcandrew and P. A. Layman,"Mosfet effective channel length threshold voltage and series resistance determination by robust optimization" IEEE Trans. Electron Devices,39(10),2298(1992)

[40] J. Robertson and M. J. Powell, J. Non-Cryst Solids, 77-78,1007(1985).

[41] G. Fortunato, D. B. Meakin, P. Migliorato, and P. G. Le Comber, Field-effect analysis for the determination of the gap-state density and Fermi-level temperature dependence in polycrystalline silicon , Phil. Mag. B, vol. 57, pp. 573-86, 1998

[42] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors, " *J. Appl. Phys*. Vol.53, p.1193-1202, 1982.

[43] P. Migliorato, C. Reita, G. Tallatida, M. Quinn and G. Fortunato, "Anomalous off-current mechanisms in n-channel poly-Si thin film transistors , "*Solid-State-Electronics*, Vol.38, p.2075-2079, 1995.

[44] M. Hack, I-W. Wu, T. H. King and A. G. Lewis, "Analysis of Leakage Currents" in Poly-silicon Thin Film Transistors," *IEDM Tech. Dig*., vol. 93, pp. 385-387, 1993 [45] H. N. Chern, C. L. Lee, and T. F. Lei, "The effects of fluorine passivation on polysilicon thin-film transistors," *IEEE Transaction on electron devices*., Vol.41, .p.698, 1994.

[46] Juri Kato "The Effects of Fluorine Atoms in High-Dose Arsenic or Phosphorus Ion Implanted Silicon" *J. Electrochem. Soc.,* Vol. 137, No. 6, June 1990 The Electrochemical Society, Inc.

[47] "Improved electrical characteristics of thin-film transistors fabricated on nitrogen-implated polysilicon films" *IEDM Tech. Dig*., pp. 505-508, 1994

[48] "Charateristics of top-gate thin-film transistors fabricated on nitrogen-implated polysilicon films, " *IEEE Trans. Electron Devices*, Vol.42, no.12, 1995.

[49]P.M. Smith, P.G. Carey, and T.W.Sigmon, "Excimer laser crystallization and doping of silicon films on plastic substrates, " *Appl. Phys. Lett,,* vol. 70, no. 3, pp. 342-344, Jan. 1997.

[50]J. A. Kerr, *CRC Handbook of Chemistry and Physics*, $81st$ ed. D. R. Lide, Ed Boca Raton, FL; CRC Press, 1999.

