新穎自我定位有機/無機薄膜電晶體 於軟性電子應用之研究

研究生:劉政欽 指導教授:鄭晃忠 博士

游萃蓉 博士

國立交通大學

電子工程學系 電子研究所碩士班



近年來,有機顯示器成為市場上的前瞻技術,利用有機發光二極體和有機薄膜電晶體可以製作出低成本、可彎曲、全彩的平面顯示器。理論上,高分子薄膜電晶體的漏電流主要來自兩條路徑,第一條是來自材料本身,另一條則是經由穿越閘極氧化層而產生的漏電流。傳統的高分子有機薄膜電晶體製作,為了簡化製程,結構上皆使用共同閘極以及整面未結構化的主動層之結構,導致漏電途徑大增,也使得電晶體的開關電流比大為下降。因此我們致力於製作結構化有機薄膜電晶體之元件結構與製程開發,利用黃光微影製程以及乾式蝕刻技術,定義出高分子主動層的區域,並成功製作出高開關電流比結構化有機薄膜電晶體。跟未結構化的有機薄膜電晶體相比,載子移動率相似,但開關電流比提升了10000倍之多。

接下來我們利用新穎之兩階段修飾層成長自我定位的製程方式來製作元件,其原理

為利用主動層區域內外之表面能差異的方式達成。首先將可溶性主動材料液體以旋轉塗佈或滴沾的方式來沈積主動層,由於主動層區域表面能較高,可溶主動材料液體會選擇性的在主動區殘留,進而達到圖案化的目的。在第二章中,我們利用交鏈高分子介電層為絕緣層,高分子聚-(3-已基噻吩) (P3HT) 為主動層,塑膠基板的選擇是很重要的課題,在應用上需要高透光度,低熱漲冷縮係數以及低吸溼效應,所以我們最後選擇PET當我們軟性基板。最後成功的在本實驗室做出首顆低成本軟性基板的有機薄膜電晶體,並且擁有不錯之電性,具有10⁴之電流開關比與2.66伏特的低臨界電壓。

由於上述利用有機介電層令電流開關比不盡理想,所以我們在第三章中,我們將尋找最佳二氧化矽介電層沈積參數來得到最佳之元件電性。首先使用濕式二氧化矽介電層(閘極未圖案化)時,元件可得到最佳之電流開關比約10⁷。在電漿促進沈積二氧化矽介電層中,我們設計三種二氧化矽厚度,並將對其所製作之元件特性進行探討。當厚度加厚至300nm,可得到耐高壓的二氧化矽介電層,其電流開關比並且可達到10⁶,其高電流開關比電晶體應用於積體電路的可能性將增加。

我們介紹表面能的算法,利用量測基材與極性、非極性二種液體之接觸角大小與接觸角公式計算,將其求出已知值帶入Good-Girifalco (幾何平均)方程式即可求出表面能的大小。求得出當表面能差異約12 mJ/cm²可有效將溶液自我定位

在第四章當中,將此方法首先應用在雙閘極有機薄膜電晶體中,將二種閘極加不同 偏壓,進而對臨界電壓來加以控制。除了P3HT有機半導體高分子之外,我們並將此新 穎之自 我 定位 的 製 程 方 式 應 用 於 poly[9,9-dioctylfluorenyl-2,7-diyl)-co-(bithiophene) (F8T2)、氧化鋅 (ZnO) 、Pentance前驅物等等來當作有機薄膜電晶體元件之主動層材 料。由於氧化鋅為N型,配合F8T2等P型材料,可以製作出互補式有機薄膜電晶體。

Study on the Novel Self-Organized Organic /Inorganic Thin Film Transistors for the Flexible Electronics Applications

Student: Cheng-Chin Liu Advisors: Dr. Huang-Chung Cheng

Dr. Tri-Rung Yew

Department of Electronics Engineering & Institute of Electronics National Chiao Tung University



Recently, active matrix organic diode displays (AMOLEDs) become the most advanced technology in the market; organic light-emitting diodes (OLEDs) and organic thin film transistors (OTFTs) enable the fabrication of low-cost, flexible, full color flat panel displays. In principle, there are two primary leakage current paths of OTFTs; one is the conductive bulk current of P3HT, and the other one comes from the gate leakage current. Conventional OTFTs share a common gate, in which case the leakage current goes through the gate dielectric and the value is much more significant, and leads to a low I_{ON}/I_{OFF} ratio. Therefore, we had efforts on defining the active layer via the photolithographic technique and RIE drying etching for improving device performances. We have successfully proposed a patterned method for the TFT devices with the similar mobility and high I_{ON}/I_{OFF} ratio which is significantly improved by over four orders of magnitude than that of conventional ones.

Moreover, in this thesis we also fabricated OTFT devices by the novel self-organized method via two steps modification layer growth which provides different surface energies between the active region and non-active region. Soluble organic/inorganic semiconductors were deposited by dip casting or spin coating. Then the soluble active materials were selectivity deposited over the active region automatically due to different surface energies on the substrate surfaces. In chapter two, the cross-linked PVP and P3HT were acted as the dielectric and semiconductor materials, respectively. The key point for choosing the plastic substrate is the transparency, thermal expansion coefficient, and permeation of H₂O parameters. Polyethylenterephtalate(PET) is the best choice for our devices. We fabricated OTFT devices on the flexible substrate with on/off current ratio of 10⁴ and threshold voltage of 2.66 volt.

Due to the poor on/off current ratio with PVP dielectric, in chapter three we optimized deposition parameters for obtaining the best electric performance with SiO_2 dielectric. The best I_{ON}/I_{OFF} ratio is up to 10^7 with wetted thermal oxide. We also fabricated devices with three kinds of thicknesses with PECVD oxides. High breakdown voltage and high I_{ON}/I_{OFF} ratio were observed with PECVD oxide thickness of 300nm. It has a great potential in integrated circuits.

The surface energy was obtained by measuring the contact angles of polar and non-polar liquids and calculating with the Good-Girifalco (geometric mean) equations. The organic semiconductor solvent was self-organized clearly with surface energy difference of 12 mJ/cm².

In chapter four, we also fabricated the novel double-gate structure OTFT devices with this self-organized method to control the threshold voltage by two gate bias. High threshold voltage will limit its application of OTFTs on low power consumption flexible electronics. Besides P3HT polymers, several other active materials, such as poly[9,9-dioctylfluorenyl-2,7-diyl) -co-(bithiophene) (F8T2), ZnO and, Pentance precursor

were utilized for OTFT devices. Because the ZnO and F8T2 are N-type and P-type semiconductors, this could apply to the Complementary-OTFT device.



誌 謝

首先感謝國立交通大學所有教導過我的老師,尤其是我的指導教授—鄭晃忠博士, 謝謝老師在論文研究與為人處世方面的指導與鼓勵,另一位指導教授—游萃蓉博士,謝 謝老師在研究方法與研究精神上,給予我最正面的思考,讓我知道該如何才能做好一個 好研究生,有您們才能使我順利的完成碩士學位。

感謝努力讓我成長的直屬學長,張國瑞,每次只要你指導,再怎樣困難的事情都會 變得很簡單,你的包容和無私使我在這兩年進步非常多,讓我是一個擁有貨真價實能力 的碩士。感謝工研院的楊豐瑜學長,在材料、設備和知識上提供我最大的支持與指導。

感謝廖大傳學長,這兩年來的指導,不僅讓我能以固態人自居,並且幾乎所有專業你都不會厭煩的一再教導我。碩士生活上你也是一路陪著我,喜怒哀樂時,都會一起分享。讓我覺得你是一個真心令人尊重的學長。感謝林高照學長、韋凱方學長、陳俠威學長、王佑祈學長與張佩琪學姐,你們專業的機台訓練,讓我實現所有獨特的想法。

感謝實驗室的阮全平學長、賴瑞霖學長、蔡春乾學長、陳柏廷學長、李逸哲學長、 楊柏宇學長、張加聰學長、邰翰忠學長與柳耀星學長不吝嗇的指教,感謝清華大學的蔡 宗閔學長與徐慧琳同學,感謝我的同學建穎、偉凱、仕煒、序恆和育瑛的陪伴,一起成 長的感覺真的很好,希望能永遠都當好朋友。感謝眾學弟妹們的協助,尤其感謝邦佑、 聖凱、英彰、阿姿與翁仔,你們都是非常優秀的學弟妹。感謝奈米中心機台上的支援。

感謝我永遠的摯友,黃健群同學。沒有你的支持,我可能永遠沒機會有這份心拿到 碩士學位。每每開心不開心,第一個想到的就是你,我們這輩子都要當最好的朋友。

感謝我敬愛的母親-賴月嬌女士,您無私對我的全部奉獻,風吹雨淋也只有您願意 來接送任性的我,您一定要永遠健健康康,畢業後我將竭盡所能照顧您。

感謝我的哥哥-劉政峰先生、二位姐姐-劉佳雯小姐與劉婉玫小姐,家人就是要一起 扶持,謝謝你們生活上的幫助。感謝我的女朋友-蔣書瑜小姐,每個週末都有妳的陪伴 與支持。我們一定能一起走到最後,希望一起白頭髮。

謹以此論文獻給我在天國的爸爸,我成功完成你我夢想的碩士學位了。

Contents

Abstract (in Chinese)	i
Abstract (in English)	iii
Acknowledgments (in Chinese)	vi
Contents	vii
Table Lists	x
Figure Captions	
Chapter 1 Introduction	
1.1 Background and Development of Organic Thin Film Transistors (OTFTs)	1
1.2 Device Fabrication Methods	2
1.3 Solution Processed Organic Semiconductor films. 1.4 Motivations.	4
1.5 Organization of This Thesis	6
Chapter 2 Novel Patterned Method of Soluble Materials for Fa	bricating
OTFTs	7
2.1 Background	7
2.2 Device Fabrication of RIE-Patterned OTFTs	9
2.2.1 Devices Structures	9
2.2.2 Process Flow of RIE-Patterned OTFTs	10
2.2.2.1 Process Flow of Non-Patterned OTFTs	10
2.2.2.2 Process Flow of Non-Patterned Gate and Patterned Active Region	OTFTs.11
2.2.2.3 Process Flow of Patterned Gate and Patterned Active Region OTF	Ts12
2.2.3 Scanning Electron Microscope (SEM) Analysis	12
2.2.4 Electrical Characteristics of OTETs	13

2.2.4.1 Measurement	13
2.2.4.2 Extraction of On/Off Current Ratio, Mobility and Threshold Voltag	e13
2.2.4.3 The Electrical Characteristics Comparison of All Kind's Structure.	14
2.3 Critical Issues for Fabrication TFTs on Plastic Substrates	16
2.3.1 Mask Alignment	16
2.3.2 Thermal Mechanical Problems with Plastics	17
2.3.3 Plastic Substrate and Their Property	17
2.3.4 The Choice of the Plastic Substrate	18
2.3.5 Polymer Dielectric	18
2.4 Device Fabrication of Self-Organized TFTs on the PET Substrate	20
2.4.1 Process Flow of Self-Organized TFTs	
2.4.2 Physical Properties of TFTs.	21
2.4.2.1 Optical Microscopy Images	21
2.4.2.2 AFM and SEM Analyses	22
2.4.2.3 The Thickness and Roughness of PVP and P3HT	22
2.4.3 Electrical Characteristics of OTFTs on PET Substrate	22
2.4.4 Energy Dispersive Spectrometer (EDS) Mapping Analysis	23
Chapter 3 Different Structures of Self-Organized Organic/In	organio
TFTs	24
3.1 Background	24
3.2 Non-Patterned Gate & Patterned Active Region Self-Organized OTFTs	24
3.2.1 Process Flow	26
3.2.2 Scanning Electron Microscope Analysis	26
3.2.3 Electrical Characteristics Analysis	27
3.2.4 Modification of Oxide Surface	27
3.3 Patterned Gate and Patterned Active Region Self-Organized OTFTs	20

3.3.1 Process Flow	29
3.3.2 Scanning Electron Microscope and Energy Dispersive Spectromete	r Mapping
Analyses	30
3.3.3 Electrical Characteristics Analysis.	31
3.4 Dielectric Optimized for OTFTs Applications	31
3.4.1 Breakdown Mechanism.	31
3.4 2 Electrical Characteristics Analysis with Different Oxide	33
3.4.3 Atomic Force Microscope (AFM) Analysis	34
3.5 The Surface Energy Calculating Via Contact Angle Measurements	34
Chapter 4 Novel Self-Organized Method Applied on	Different
Organic/Inorganic Materials	38
4.1 Double Gate OTFT	38
4.1.1 Background.	38
4.1.2 Process Flow	40
4.1.3 Result and Discussion.	
4.2 Other Dissolved or Dispersed Active Materials Applied with Self-Organized	
Complementary-TFT Application	43
4.2.1 [9,9]-Dioctylfluorene-Co-Bithiophene Copolymer (F8T2) Deposition	43
4.2.2 Pentance Precursor Deposition	43
4.2.3 ZnO Deposition	44
Chapter 5 Conclusions	45
References	92
Publication Lists	101
Vito	103

Table Lists

Chapter 1
Table 1-1: Comparisons of TFTs with be used different materials for the channel region87
Chapter 2
Table 2-1: We measure the $I_{\text{ON}}/I_{\text{OFF}}$, mobility and threshold voltage of conventional, patterned
P3HT without patterned gate and patterned P3HT with patterned gate shown in
this table87
Table 2-2: General requires of plastics substrates for LCDs
Table 2-3: This table summaries substrate properties four organic polymeric backplanes
Specially synthesized for display fabrication
Table 3-1: The characteristic of these two OTFTs was listed in this table
Table 3-2: The characteristic of these two OTFTs was listed in this table89
Table 3-3: The table shows measured V_{th} increases with gate oxide thickness90
Table 3-4: The sessile drop contact angle method with two probe liquids, there was used to
measure the surface energy of treated HMDS and OTS surfaces treatment90
Table 3-5: The average measured contact angles obtained from differentially treated HMDS
and OTS composite surfaces utilizing a series of probe liquids is summarized in
this table91

Figure Captions

Chapter 1
Figure 1-1: The progress of mobility on organic materials in this years
Figure 1-2: Prominent (a) p-type and (b) n-type organic semiconductor materials
Figure 1-3: Photograph of a vacuum evaporator
Figure 1-4: The schematic of spinning coating
Figure 1-5: A photograph of a spin-coater
Figure 1-6: The schematic of vacuum evaporator
Chapter 2
Figure 2-1: The top contact structure, where both source and drain contact pads are deposited
on top of an active layer through a shadow mask50
Figure 2-2: The bottom contact structure, where drain and source contact metal is patterned on
the gate dielectric prior to the active layer deposition
Figure 2-3: The OM graph of RIE-Patterned active region
Figure 2-4: The OM graph of Self-Organized active region
Figure 2-5: The structure of coplanar OTFT
Figure 2-6: The (a) finger type and (b) Straight type source and drain with width/length is
equal to 1000um/10um52
Figure 2-7: The process flow of conventional OTFTs
Figure 2-8: The process flow of RIE-patterned OTFT with non-patterned gate54
Figure 2-9: The process flow of RIE-patterned TFT with patterned gate55
Figure 2-10 The SEM image of RIE-Patterned OTFT all view
Figure 2-11: The SEM image of PR stack OTFT55

Figure 2-12: The SEM image of RIE-patterned on the P3HT film
Figure 2-13: The gate induced leakage (i.e. the gate current) (I_G) increases with gate bias and
is much higher at lower V_{DS} and peaks at $V_{DS} = 0 \ V$. $I_D\text{-}V_D$ curve of patterned
active layer OTFT was shown in this figure56
Figure 2-14: (a) The I _D -V _G curve. This show an OTFT with low gate induced leakage current.
While the I _D offset is reduced significantly, the drive current for the transistor is
comparable to the non-patterned devices.(b) The C-V curve. CV plots of
Al/Al2O3/P3HT/Au (MOS) capacitor with undoped spun P3HT film at different
frequencies. The oxide thickness was nearly 82 nm
Figure 2-15: The figure depicts variations of substrate length during the actual OTFT
process
Figure 2-16: PET film offers superior optical properties in comparison with PC, ARTON and
glass substrates
Figure 2-17: Poly (4-vinylphenol) (PVP) is one of the most popular gate materials59
Figure 2-18: The step process flow to diagrammatic process flow
Figure 2-19: Device is fabricated on the PET substrate with to plaster on silicon wafer by
vacuum tape. Holder could be re-used, if we manufacture the device again60
Figure 2-20: The figure shows the PET substrate could be curved 180 degree. If we called
flexible substrate, the curved angle is vital factor
Figure 2-21: This number shows the method called self-organized with P3HT clearly. P3HT
is flow into active region, where this region is lower surface energy61
Figure 2-22: (a) The active layer etched by RIE-patterned (b) The active layer is patterned by
self-organized62
Figure 2-23: The figure shows that the polymer is assembled at the active edge of active
region. Its might be the mechanism of self-organized is from center to edge. The

vertical distance of green is 90.726nm and red is 66.742nm. The variation of two
is 23.258nm62
Figure 2-24: The tilt view SEM image63
Figure 2-25: The top view SEM image63
Figure 2-26: We analysis the thickness of PVP and P3HT are 635nm and 81nm63
Figure 2-27: AFM image of PVP film64
Figure 2-28: AFM image of P3HT film64
Figure 2-29: The I_D - V_G curve of OTFT on PET substrate with V_D =40V, W=1000um
L=25um65
Figure 2-30: The I _D -V _D curve of OTFT on PET substrate, W=1000um L=25um65
Figure 2-31: (a) showed the SEM image of the Self-Organized TFTs. A reference block region
was selected to across the active region and (b) non-patterned active region66
Figure 2-32: The figure showed the relative counts of sulfur distribution
Figure 2-33: The figure showed the EDS analyses with non-patterned active region67
Figure 2-34: The chemical structure of the P3HT67
Chapter 3
Figure 3-1: The step process flow to diagrammatic process flow
Figure 3-2: ere shows that Self-Organized method on the thermal oxide is allowed patterned
active region. The channel length is about 10um68
Figure 3-3: P3HT thickness on the channel is about 80nm (a). The (b) shows that even if up
the scald to 200nm, the non-patterned active region thickness is to be close to
zero (b)69
Figure 3-4: The figure shows the transfer characteristics of two Self-Organized OTFTs, one
without and the other with the patterned P3HT69
Figure 3-5: The monolayer of (a) HMDS (b) OTS70

Figure 3-6: This figure showed that the I _D -V _G curves of OTFT with different modification
layer
Figure 3-7: The step process flow of patterned gate and patterned active layer with
self-organized to diagrammatic process flow
Figure 3-8: The figure shows mechanism of solution to evaporate is from center to sidewall.
so sidewall was lofty thickness
Figure 3-9: P3HT thickness on the channel is about 87nm
Figure 3-10: The (a) shows the SEM image of the self-organized TFTs. A reference block
region was selected to across the active region and non-patterned active region in
(b)
Figure 3-11: The figure shows the relative counts of sulfur distribution
Figure 3-12: The figure shows the EDS analyses with non-patterned active region73
Figure 3-13: The figure shows the transfer characteristics of two OTFTs
Figure 3-14: The OM image of PECVD (SiH ₄ +N ₂ O@300°C) oxide deposit thickness with
100nm
Figure 3-15: The OM image of PECVD (SiH ₄ +N ₂ O@300°C) oxide deposit thickness with
200nm
Figure 3-16: The OM image of PECVD (SiH ₄ +N ₂ O@300 ^o C) oxide deposit thickness with
300nm
Figure 3-17: The OM image of Thermal (TEOS@700°C) oxide deposit thickness with
100nm
Figure 3-18: The shows the I_G - V_G characteristics of devices with different gate oxide
thickness
Figure 3-19: This figure shows the I _D -V _G characteristics of different gate oxide thickness
massured at $V = 40V$

Figure 3-20: The AFM graphs which different thickness oxides are shows in this figures
(a) 100nm, (b) 200nm and (c) 300nm
Figure 3-21: The digitally recorded images, the contact angles of the drops on both sides (left
and right) were measured and averaged with digital image analysis software78
Figure 3-22: The surface energy computed values in the OTFT device are listed78
Chapter 4
Figure 4-1: The DG-OTFT, whose simplified geometry is described in this figure79
Figure 4-2: The DG bias modes for the p-type DG-OFET are described in this figure79
Figure 4-3: The step process flow of DG-OTFT to diagrammatic process flow80
Figure 4-4: The I_D - V_G electrical characteristics of TG floating and BG biased80
Figure 4-5: The I_D - V_D electrical characteristics of TG floating and BG biased
Figure 4-6: The I_D - V_G electrical characteristics of BG floating and TG biased81
Figure 4-7: The I_D - V_D electrical characteristics of BG floating and TG biased82
Figure 4-8: The transfer characteristics of the DG-OTFT are shown in this figure, where the
${\rm I_D}^{1/2}$ is plotted, respectively, for the asymmetric bias mode (AB) and symmetric
bias mode (SB) (inset) accumulation bias modes
Figure 4-9: From this figure, it is clear that the set of curves is shifted "up and left" for
increasing negative V _{TG} voltages83
Figure 4-10: This figure shows us successful in fabrication F8T2-TFT with self-organized
method
Figure 4-11: This figure shows us successful in fabrication Pentance-TFT with self-organized
method
Figure 4-12: This figure shows us successful in fabrication ZnO-TFT with self-organized
method
Figure 4-13: The figure show F8T2-TFT to obtain the I _D -V _G relation85

Figure 4-14: The figure show Pentance-TFT to obtain the I_D – V_G relation	85
Figure 4-14: The figure show Pentance-TFT to obtain the I _D –V _G relation	86

