# 國立交通大學 電子工程學系電子研究所 碩士論文

背向散射理論應用於金氧半場效電晶體之非匹



# Backscattering-Oriented MOSFET Mismatch Experiment

研究生:宋東壕

指導教授:陳明哲 博士

中華民國九十七年七月

### 背向散射理論應用於金氧半場效電晶體之非匹 配特性研究

## Backscattering-Oriented MOSFET Mismatch Experiment

研究生:宋東壕

Student : Tung-Hao Sung

指導教授:陳明哲博士

Advisor : Dr. Ming-Jer Chen



A Thesis Submitted to Department of Electronics Engineering & Institute of Electronics College of Electrical Engineering National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master of Science In

Electronics Engineering July 2008 Hsinchu, Taiwan, Republic of China

中華民國九十七年七月

## 背向散射理論應用於金氧半場效電晶體之非匹 配特性研究

研究生:宋東壕

指導教授:陳明哲博士

#### 國立交通大學

電子工程學系 電子研究所碩士班



在這篇論文中我們提出了幾個數學模型來呈現背向散射理論中 金氧半場效電晶體裡數個參數的不匹配特性。我們從實驗中萃取了 KBT層的寬度加以分析,並且運用拋物線能障理論提出了物理模型來 呈現它的不匹配特性。除此之外,這篇論文中也討論到了平均自由路 徑和背向散射係數的不匹配特性。為了精準的理由,我們將汲極和源 極電阻考慮在我們的參數萃取和模型上。最後我們提出了一個物理模 型來計算飽和區電晶體的電流不匹配效應。

### Backscattering-Oriented MOSFET Mismatch Experiment

Student: Tung-Hao Sung

Advisor: Dr. Ming-Jer Chen

Department of Electronics Engineering & Institute of Electronics National Chiao Tung University



In this thesis, we have derived several mathematical models to express the mismatch properties of MOS transistors based on the backscattering theory. We have extracted the  $K_BT$  layer's width from the experimental analysis and we have found a simple model to express its mismatch properties based on the parabolic potential barrier. The mean-free-path and the backscattering coefficient have also been discussed in this thesis. For the purpose of the accuracy, the source/drain series resistance has been incorporated in to our parameters extraction. Straightforwardly, we have developed a drain current mismatch model based on backscattering theory in the saturation region.

#### Acknowledgement

就在打這頁的同時,長達六年的交大生涯也即將結束,當然也包括兩年的研究 所時光。在這段期間,遇到了很多事情,也學到了不少東西。雖然這些年的生活 得到許多有趣的理工知識,但我始終認為最珍貴的,是我在這段時間所遇到的" 人"。因為有這些夥伴,我才有動力可以往前,才能有去體驗不同事物的渴望。 因為有陳明哲教授的教導,使得我了解到做研究所需要的精神和方法;因為有謝 振宇、李建志、許智育和李韋漢學長們在知識上的傳承,使的我做研究的過程更 為順利;呂立方、周佳弘、林以唐、梁惕華、陳彥銘、簡鶴年同學以及湯侑穎、 陳又正、陳以東學弟們的陪伴,使得兩年多的研究時光並不孤單;除了實驗室的 夥伴,無論是大學四年的同學、室友,或者是打球的球友,都讓這些日子的生活 更益多采多姿,在此要感謝每個人的幫助和陪伴。最後要感謝的就是在美國默默 支持我的家人,雖然這段時間每年見面的時間並不多,但是學期中透過短暫的電 話以及信件,都讓我獲得莫大的力量。這篇論文的完成並不是一個結果,只是一 個過程,因此在往後的人生旅途上,希望這份羈絆可以繼續延續下去。

#### Contents

Chinese Abstract	i
English Abstract	ii
Acknowledgement	iii
Contents	iv
Figure Captions	V
Chapter 1 Introduction	1
1.1 Mismatch in MOS Transistors	1
1.2 Organization of the thesis	1
Chapter 2 Backscattering Theory and Parameters Extraction	3
2.1 Backscattering Theory	3
2.2 Parabolic Potential Barrier	5
2.3 Mean-Free-Path.	7
2.4 Source/Drain Series Resistance Extraction	8
2.5 Threshold Voltage and DIBL	10
Chapter 3 Mismatch Experiment and Results	12
3.1 Mismatch Model	12
3.2 Experiment	13
3.3 Mismatch Properties of K <sub>B</sub> T layer's width	13
3.4 Backscattering Coefficient Mismatch	16
3.5 Drain Current Mismatch	17
Chapter 4 Conclusions	20
References	21

# **Figure Captions**

Fig.1	Schematic illustration of channel backscattering theory in terms of the cross section and the conduction band profile.
Fig.2	The mean value of $K_BT$ layer's width versus channel length for W=0.13(um),
	and 0.24(um). Open triangle displays the mean value of $\ell$ extracted by
	parabolic potential model and open circle shows the mean value of $\boldsymbol{\ell}$
	extracted by experiment.
Fig.3	The measured mobility versus channel length for W=0.13(um) and 0.24(um).
	The mobility is obtained from G-D method
Eig 4	The mean value of moleling products of the W/I = 0.12 mm/0.1 mm
F1g.4	
Fig 5	The mean-free-nath versus the channel length at $VG = 1V$ and 0.5V
	$\frac{1}{27}$
Fig.6	The mean-free-path versus gate voltage for W/L=0.13um/0.5um. The
U	thermal injection velocity is substituted as $10^7$ cm/sec.
Fig.7	The backscattering coefficient versus channel length. The mean value of $R_c$
	are extracted from W=0.13 um, 0.24 um and 1 um at VG=1 V and 0.5 V.
<b>D</b> . 0	
F1g.8	R <sub>SD</sub> comparison for different dimension

Fig.9	R <sub>SD</sub> comparison for different V <sub>BS</sub> values.
Fig.10	$R_{\mbox{\scriptsize SD}}$ comparison for different device sample with the same dimensions.
Fig. 11	Drain current and gm versus the gate voltage and threshold voltage extraction.
Fig.12	The standard deviation of $K_BT$ layer's width from experiments versus the gate voltage.
Fig.13	The variance of threshold voltage versus the inverse square root of area along with a fitting line.
Fig.14	Comparison of mismatch model calculation and the experiments for W/L=0.13um/0.1um, 0.24um/0.1um, and 1um/0.5um at drain voltage VD=1V.
Fig. 15	The standard deviation of $K_BT$ layer's width versus the square root of L/W.
Fig. 16	The standard deviation divided by mean value of K <sub>B</sub> T layer's width versus the inverse square root of area.
Fig.17	The $\sigma_{\lambda}$ /mean( $\lambda$ ) versus the inverse square root of area.
Fig.18	The standard deviation of $R_C$ versus gate voltage $V_G$ for model calculation and experimental data for W/L=0.13um/0.1um and 0.24um/0.1um. 

Fig.19	The variance of threshold voltage versus the inverse square root of area.
Fig.20	The variance of DIBL versus the inverse square root of area with a fitting line.
Fig. 21	Comparison of drain current mismatch model and experiments for $W/L=0.13$ um/0.1um and 0.24um/0.1um at drain voltage V <sub>D</sub> = 1V.



# Chapter 1 Introduction

#### Section 1.1 Mismatch in MOS Transistors

This dissertation is a contribution to the discussion on the mismatch properties of MOS transistors based on backscattering theory. Mismatch is the process that causes time-independent random variations in physical quantities of identically designed devices. In MOS transistors, It is well recognized that most MOS parameters variations are mainly caused by the doping variation, such as threshold voltage, drain induced barrier lowering(DIBL), backscattering coefficient, etc. And these variations will directly effect the MOS transistor properties and performance, thus mismatch research plays an important role in the design of accurate analog circuits and digital circuits in the future. What we want is deriving a mismatch model to express the variation from long channel to short channel at different electric field and the mismatch properties of the nanoscale device in the future will also be clearly showed.

#### Section 1.2 Organization of This Thesis

Chapter 1 is a brief introduction about this dissertation and our work. In Chapter 2 of this dissertation, we have discussed the backscattering theory and some parameters

extraction method, including the traditional backscattering coefficient extraction and parabolic potential model [1]. On the other hand, we applied the drain/source series resistance theory in our parameter extraction by using constant mobility method [2].

In Chapter 3, we have derived several mismatch model based on the backscattering theory. The first mismatch model is derived by the parabolic potential theory [1]. On the other hand, it is well-known that the backscattering coefficient can be expressed as:

$$r_c = \frac{\ell}{\lambda + \ell}$$

where  $\ell$  and  $\lambda$  are the critical length in the channel near the source that the conduction band bends down by a thermal energy of K<sub>B</sub>T (K<sub>B</sub>T layer's width) and mean free path. The  $\ell$  variation will be analyzed in this part. Based on this mismatch model, R<sub>C</sub> mismatch model is also derived and discussed. The third mismatch model is developed by using drain current equation in saturation region:

$$I_{D} = W \times C \times V_{inj} \times \left[V_{G}^{'} - \left(V_{tho} - DIBL \times V_{D}^{'}\right)\right] \times \frac{1 - R_{C}}{1 + R_{C}}$$

where  $V_{ing}$ ,  $V_{tho}$  are the thermal injection velocity at the top of source-channel junction barrier and the quasi- equilibrium threshold voltage. In this model, the drain current mismatch can be expressed as a function of three parameters variation:  $V_{tho}$ , Rc, and DIBL. We have also compared our mismatch models with experiments in chapter 3, whereas the details of data extraction about experiment will be discussed in the chapter 2.

# Chapter 2 Backscattering Theory and Parameters Extraction

#### Section 2.1 Backscattering Theory

The backscattering theory describes the near-equilibrium scattering process near the source when the electrons travel across the channel. Electrons are injected from the source into the channel and only those over a potential barrier can be collected by the drain. This potential barrier is the conduction band which bends "up" due to the presence of the source-channel junction and then bends down due to the channel electric field caused by drain voltage. This barrier may be linked to drain-induced barrier lowering. As schematically shown in Fig. 1,  $\ell$  is the length across which the conduction band bends down by a thermal energy of K<sub>B</sub>T, where T is the temperature, and K<sub>B</sub> is the Boltzmann's constant. This length is known as the width of K<sub>B</sub>T layer. Backscattering is mainly occurring in the K<sub>B</sub>T layer due to the lattice and carrier. The backscattering coefficient, R<sub>C</sub>, is determined to describe the scattering in the K<sub>B</sub>T layer, as shown in Fig. 1, R<sub>C</sub> can be written as:

$$R_C = \frac{\ell}{\ell + \lambda} \tag{1}$$

where  $\lambda$  is the mean-free-path and  $\ell$  is the width of K<sub>B</sub>T layer. We note that R<sub>C</sub> is determined by the electric field profile very near the source where the electrons have been heated to no more than K<sub>B</sub>T/q. Thus the  $\lambda$  can be estimated by the near-equilibrium low-field mobility. To derive an equation about drain current based

on the backscattering coefficient, we assume that there is a source flux F injected into the channel and part of F will be reflected back to the source. From Fig. 1, the flux entering the drain can be expressed as:

$$F_D = F_S \left( 1 - R_C \right) \tag{2}$$

Here we assume the flux reflected back to the source from the channel does not reflect. Thus the electron density in the source side can be expressed as:

$$n_s = \frac{F_s \cdot (1 + R_c)}{V_T} \tag{3}$$

where the  $V_T$  is the velocity of the flux. From (2) and (3), we can obtain an equation

below:  

$$F_D = n_S \cdot V_T \cdot \frac{1 - R_C}{1 + R_C} \tag{4}$$

As a result, we find

$$I_D = Q \cdot V_T \cdot \frac{1 - R_C}{1 + R_C} \tag{5}$$

where Q is the charge density per unit area. In the saturation region, above equation can be also written as:

$$I_D = W \cdot C_{eff} \cdot \left(V_G - V_{th}\right) \cdot V_T \cdot \frac{1 - R_C}{1 + R_C}$$
(6)

This is the backscattering theory based current equation in saturation region used in this thesis. We can note that there is no mobility parameter in this formula and the drain current heavily depends on the new parameter:  $R_C$ . For example, in the ballistic situation  $R_C = 0$ , the drain current is governed by the thermal injection velocity [1].

From (6), we can extract  $R_C$  from several processes in the experiment. In order to get the parameter accurately, the drain-induced-barrier-lowering and drain/source series resistance must be considered. Thus equation (6) should be modified as:

$$I_D = W \cdot C_{eff} \cdot \left[ \left( V_G - I_D R_S \right) - \left( V_{tho} - DIBL \cdot \left( V_D - I_D \cdot R_{SD} \right) \right) \right] \cdot V_T \cdot \frac{1 - R_C}{1 + R_C} (7)$$

The R<sub>S</sub>, R<sub>D</sub> and DIBL parameters extraction will be discussed later.

#### Section 2.2 Parabolic Potential Barrier



When the electric field is present, the conduction band will bend down and the backscattering coefficient should be expressed as [5]:

$$R_C = \frac{\ell}{\ell + \lambda} \tag{9}$$

Because the value of backscattering coefficient highly depends on  $\ell$  which is the width of K<sub>B</sub>T layer, the quantity of  $\ell$  is an important issue in the backscattering theory. The parabolic potential barrier-oriented compact model is a key to solving this

problem. We assume that the conduction band bends down as a parabolic situation and the equation of potential drop can be described as:

$$V(x) = V_D \left( x / \tilde{L} \right)^2 \tag{10}$$

 $\tilde{L}$  is the distance that the conduction band drop from the top of the barrier to V<sub>D</sub>. The definition of the width of the K<sub>B</sub>T layer is that the critical distance that the conduction band potential drops K<sub>B</sub>T/q. So we substitute x and V(x) in above equation as  $\ell$  and K<sub>B</sub>T/q. Thus the equation can be rewritten as:

$$\ell = \tilde{L} \left( \frac{K_B T}{q V_D} \right)^{0.5} \tag{11}$$

This is an equation about the relation of L and  $\ell$  based on parabolic potential model, whereas  $\tilde{L}$  is expected to be a function of channel length, drain voltage, gate voltage, and temperature. To derive the relation between  $\tilde{L}$  and L, thus V<sub>G0</sub>, V<sub>D0</sub>, and T<sub>0</sub> must be defined in order to ensure that  $\tilde{L} = L$  in these situations and  $\ell_0$  can be calculated from this function in these situations (V<sub>D</sub>-> V<sub>D0</sub>, V<sub>G</sub>-> V<sub>G0</sub>, T->T<sub>0</sub>). To find the relation of these parameters, the different parameters should be discussed separately. The process of the equation derivation between  $\tilde{L}$  and each parameter was discussed in [1] and  $\tilde{L}$  can be expressed as:

$$\tilde{L} = \eta L \frac{V_D^{0.25}}{\left(V_G - V_{th}\right)^{0.5}} \left(\frac{K_B T}{q}\right)^{0.5}$$
(12)

where  $\eta = (K_B T_0 / q)^{-0.5} (V_{G0} - V_{th})^{0.5} V_{D0}^{-0.25}$  and it is a constant that can be known by fitting in experiment [1]. In this thesis, we consider that n=4.1( $V^{-0.25}$ ). Substituting

the L in equation (12) to equation (11), a compact relation between  $\ell$  and bias, device geometrical parameters can also be obtained:

$$\ell = \eta L \frac{V_D^{-0.25}}{(V_G - V_{th})^{0.5}} (\frac{K_B T}{q})$$
(13)

From equation (13), We have extracted  $\ell$  for W/L = 0.13um/0.065um, 0.24um/0.065 um, 1um/0.065um, 0.13um/0.1um, 0.24um/0.1um, 1um/0.1um, 0.13um/1um, 0.24um/1um, 1um/1um, 0.13um/10um, 0.24um/10um, and 1um/10um all at V<sub>G</sub> = 1 V, V<sub>G</sub> = 0.7 V, and V<sub>G</sub> = 0.5V for V<sub>D</sub> = 1 V. On the other hand,  $\ell$  extracted experimentally is also shown for comparison. In Fig. 2, open circle represents the mean value of  $\ell$  extracted by parabolic potential model and open triangle represents the mean value of  $\ell$  extracted experimentally.



#### Section 2.3 Mean-Free-Path

The backscattering coefficient can be written as (1).  $\lambda$  is the low-field mean-free-math and can be linked to  $\mu_{n0}$  through

$$\lambda = 2\mu_{n0} \left( K_B T / q \right) / V_{inj} \tag{14}$$

where  $V_{ing}$  is the thermal velocity and  $\mu_{n0}$  is the near-equilibrium mobility because that the backscattering occurs very near the source and it can be regard as a near-equilibrium case even there is a strong electric field in the channel due to the drain voltage [3]. Fig. 3 shows the mobility versus channel length, whereas the mobility is obtained from G-D method. It can be seen that there is a drop of the mobility when the channel length decreases due to the short channel effect. Fig. 4

displays the mobility versus gate voltage and the three components, which affect the curve of the mobility, can be clearly expressed by the following scatterings: Coulomb scattering, phonon scattering, and surface roughness scattering. Substituting above mobility data into equation (13), the mean-free-path can be obtained. Fig. 5 and Fig. 6 show the mean-free-path versus the channel length at  $V_G = 1V$ , and 0.5V, and the mean-free-path versus the intrinsic gate voltage, respectively. Here the thermal velocity is substituted as  $10^7$  cm/sec in equation (14). In order to get the backscattering coefficient, we substitute the mean-free-path obtained and the  $\ell$ extracted from parabolic potential model into equation (2). Fig. 7 displays the backscattering coefficient versus channel length at different device widths for  $V_G$  = 1V. The open circle represents the backscattering coefficient extracted from different mean-free -paths for different channel lengths. The open triangle represents the backscattering coefficient extracted from the same mean free path in the long channel case because we consider the mean free path as a parameter due to the material (independent of L). The backscattering coefficient extracted from experiment is also shown in Fig. 7 and labeled by the open square. It can be seen that the backscattering coefficient decreases as the channel length decreases in these cases and the open triangle are closer to the experimental data compared to those of short channel length devices.

#### Section 2.4 Drain/Source Series Resistance Extraction

In order to extract the accurate parameters such as backscattering coefficient in this work, the existence of the series resistance  $R_{SD}$  should be considered. The series resistance  $R_{SD}$  is the resistance in source and drain side of MOSFET. In the past,

because the channel resistance of the long channel device is huge compared with the series resistance, the series resistance can be ignored. But in today's MOSFET nanoscale technology, the existence of the  $R_{SD}$  may lead to many problems such as the drive current degradation and parameter extraction accuracy. In the traditional method, the  $R_{SD}$  can be extracted from different gate voltage and devices of different channel lengths. The conventional method is not accurate at short channel situations. So we use a new method called constant-mobility-method to extract  $R_{SD}$  [2]. The constant mobility method is used to extract  $R_{SD}$  in the high oxide electric field region where surface roughness scattering becomes the dominant mechanism. In the high electric region, a constant mobility is achieved for a given effective vertical electric field, regardless of impurity scattering and phonon scattering, and the change of  $V_{BS}$  will lead to the same mobility in this region. The current equation of MOSFETs operating in the linear region can be expressed as:

$$I_D^{(1)} = \frac{C_{ox} W_{eff} \mu^{(1)}}{L_{eff}} \left( V_{gs}^{(1)} - V_{th}^{(1)} - \frac{1}{2} V_{ds} \right) \left( V_{ds} - R_{sd} I_d^{(1)} \right)$$
(15)

$$I_{D}^{(2)} = \frac{C_{ox}W_{eff}\mu^{(2)}}{L_{eff}} (V_{gs}^{(2)} - V_{th}^{(2)} - \frac{1}{2}V_{ds}) (V_{ds} - R_{sd}I_{d}^{(2)})$$
(16)

Equation (15) and equation (16) apply to linear operation mode at different V<sub>BS</sub> and V<sub>DS</sub> =0.01 V. To extract R<sub>SD</sub>, we assume that  $\mu^{(1)} = \mu^{(2)}$  and substitute the mobility of equation (15) as equation (16). Then the R<sub>SD</sub> can be written as:

$$R_{sd} = \left(\frac{B}{I_d^{(2)}} - \frac{A}{I_d^{(1)}}\right) \frac{V_{ds}}{\eta(V_{th}^{(1)} - V_{th}^{(2)})}$$
(17)  
$$A = V_{gs}^{(1)} - V_{th}^{(1)} - \frac{1}{2}V_{ds}$$

$$B = V_{gs}^{(1)} + (\eta - 1)V_{th}^{(1)} - \eta V_{th}^{(2)} - \frac{1}{2}V_{ds}$$

Fig. 8 shows the  $R_{SD}$  extracted by equation (17) for W/L=0.24um/0.1um and W/L=0.24um/0.065um and we focus on  $V_G>1V$  to ensure a high electric field condition. Fig. 9 shows the  $R_{SD}$  extracted at different  $V_{BS}$  conditions. Fig. 10 shows the  $R_{SD}$  extracted from different devices at the same scale. We have done many experiments in order to ensure that the  $R_{SD}$  extracted from different channel length and bias conditions should be a constant. The  $R_{SD}$  value extracted from the constant mobility method at different device dimensions will be used in some parameters extraction in this thesis.

# Section 2.5 Threshold Voltage and DIBL

The threshold voltage extraction is an important part in the MOS transistors research and a key parameter in this work. We employ a maximum tran-conductance method in the linear region to assess quasi-equilibrium threshold voltage and the constant subthreshold current method in the saturation region to extract the DIBL. The maximum tran-conductance is a method establishing a tangent line from the point where the tran-conductance is the maximum to show the threshold voltage in the I<sub>D</sub>-V<sub>G</sub> gragh. We set the drain voltage V<sub>D</sub> = 10mV to ensure the quasi- equilibrium case. Fig. 11 shows drain current versus gate voltage and the maximum tran-conductance method.

The Drain Induced Barrier-Lowering is the decreasing of the threshold voltage when the drain voltage increases, caused by conduction band bends lowering. In other words, the channel control from the gate will weaken at high drain electric field, especially in the short channel devices. To develop the mismatch model accurately, the DIBL must be considered. We use the constant subthreshold current method to calculate the threshold voltage shift due to the  $V_D$  increase and measure the DIBL in the saturation region. We set the drain voltage  $V_D = 1V$  to ensure that the device is operated in the saturation region.



# Chapter 3 Mismatch Experiment and Results

#### Section 3.1 Mismatch Model

The mismatch model is a mathematical equation to express the variation of the parameter. The mismatch properties have two features: the total mismatch of the parameter is composed of many single events of the mismatch-generating process and the effects on the parameter are so small that the contributions to the parameter can be summed [6]. The mismatch properties of threshold voltage are the main topic of mismatch since 1970s. In this thesis, our mismatch model is developed based on the research of threshold voltage in the traditional theory and the backscattering theory. To reach for our goal, we must develop the mismatch model step by step. First of all, we focus on the width of the K<sub>B</sub>T layer and analyse its mismatch properties. Then we develop the backscattering coefficient mismatch properties in the next step.

One of the fundamental factors limiting the accuracy of MOS circuits is the current mismatch between identically devices. So, based on above considerations and series resistance extraction, the drain current mismatch model will be presented later. The transistors in the circuits usually operate in the saturation region. Thus, the mismatch models in this thesis are all developed and discussed in saturation region.

#### Section 3.2 Experiment

The measurement procedure is an important part in the mismatch work. Generally, to obtain the statistical variation, we need to measure a lot of devices. In this work, we measure over than 20 different dimensions of n-channel devices, whereas each scale has more than 30 dies on the wafer. All dies are made from the same process and have the same structure. They were fabricated using 65nm CMOS process. We measure our drain current by sweeping gate voltage from 0 to 1.2 V in a step of 25 mV when we fixed the drain voltage at 0.01 V, 0.1 V, and 1 V in order to cover both the equilibrium case and the saturation region case. In the extraction of the series resistance, we set substrate bias VB at = -0.4 V, -0.8 V, and 0 V. The temperature was fixed at 298 K. The measurement setup includes the HP4156B and a Faraday box for shielding the wafer.



#### Section 3.3 Mismatch Properties of K<sub>B</sub>T Layer's Width

The mismatch properties can be expressed as the standard deviation:  $\sigma$ . The standard deviation can be calculated from the parameters extracted in the experiment. In statistics, there should be more than 20 measured devices to ensure that the standard deviation calculated can be considered as the mismatch properties of all dies on the wafer. In this section, the standard deviations are calculated from over than 20 dies. The extreme variance of the parameter would be lead to high standard deviation. Fig. 12 shows the standard deviation of K<sub>B</sub>T layer's width versus the gate voltage from experiments. It can be seen that the variance would decrease when the gate

voltage increases. To propose a simple statistical model to explain the phenomenon observed, we pay attentions to the equation of the  $K_BT$  layer's width. In Chapter 2, we introduce the parabolic potential barrier model to calculate the width of  $K_BT$  layer:

$$\ell = \eta L \frac{V_D^{0.25}}{(V_G - V_{th})^{1/2}} \left(\frac{k_B T}{q}\right)^{1/2} \left(\frac{k_B T}{q V_D}\right)^{1/2}$$
(18)

From above equation, we will express the mismatch of  $\ell$  as a function of the variance of threshold voltage. The variance of standard deviation with one random variable x can be expressed as:

$$\sigma_{\ell} = \left(\frac{\partial \ell(x)}{\partial x}\right) \cdot \sigma_{x}$$
(19)  
Thus, from equation (18) and equation (19), the standard deviation of K<sub>B</sub>T layer's

width can be written as:

$$\sigma_{\ell} = \left(\frac{A}{2 \cdot (V_G - V_{th})^{1.5}}\right) \cdot \left(\sigma_{V_{th}}\right) \tag{20}$$

where  $A = \frac{K_B T}{q} \cdot \eta \cdot V_D^{-0.25} \cdot L(nm \cdot V^{0.5})$ . The standard deviation can be expressed as a function of inverse square root of the device area [6]. Thus we obtain a compact model:

$$\sigma_{\ell} = \left(\frac{A}{2 \cdot (V_G - V_{th})^{1.5}}\right) \cdot \left(\frac{A_{Vth}}{\sqrt{WL}}\right)$$
(21)

where A is a constant depending on channel length and drain voltage and is independent of gate voltage.  $A_{V_{th}}$  is the size proportionality constant for the variance

of threshold voltage, as shown in Fig. 13. From the threshold voltage term in above equation, we can observe that the variance of K<sub>B</sub>T layer's width would decrease when the gate voltage increases because that the effect of the threshold voltage fluctuation would become smaller. In other words, the variance of K<sub>B</sub>T layer's width is sensitive to threshold voltage in the weak inversion region. This is a simple mathematical model to understand the mismatch properties of K<sub>B</sub>T layer's width and can calculate it from just three simple parameters: threshold voltage, device size, and drain voltage. Fig. 14 displays the mismatch calculations compared with the experiments for W/L=0.13um/0.1um, 0.24um/0.1um, and 1um/0.5um at drain voltage VD=1V. We can observe that the differences between the two are small. Fig. 15 shows that the variance of  $\ell$  versus square root of L/W for different devices at fixed gate voltage VG=1V. When the gate voltage is high, the difference of the threshold voltage in equation (21) can be ignored and the standard deviation of K<sub>B</sub>T layer's width can be proportional to the square root of channel length divided by device width (L/W). It can be clearly shown in equation (21) by separating the channel length (L) term from constant A and multiplied by the inverse square root of area. Another relation can be observed from dividing each sides of equation (21) by K<sub>B</sub>T layer's width, where the channel length term in constant A would be deleted. Then the standard deviation divided by the mean of  $K_BT$  layer's width is proportional to the inverse square root of device area when gate voltage is high. Fig. 16 displays this relationship which is a traditional relationship like current factor or mobility [6].

#### Section 3.4 Backscattering Coefficient Mismatch

The backscattering coefficient  $R_C$  can be expressed as (1), whereas  $R_C$  is a function of two variables: mean free path and  $K_BT$  layer's width. To express the mismatch as these two parts, we applied a differential equation below for analysis:

$$\sigma_{P(x,y)}^{2} = \left(\frac{\partial P}{\partial x}\right)^{2} \sigma_{x}^{2} + \left(\frac{\partial P}{\partial y}\right)^{2} \sigma_{y}^{2} + 2C_{ov}\left(x, y\right)\left(\frac{\partial P}{\partial x}\right)\left(\frac{\partial P}{\partial y}\right)$$
(22)

where  $\sigma_x$  and  $\sigma_y$ , are the variance of x and y, respectively.  $C_{OV}(x, y)$  is the correlation coefficient between (x, y). We assume that the mean-free-path and K<sub>B</sub>T layer's width are independent of each other, that is, the correlation coefficient  $C_{OV}(x, y)$  is zero. Thus the R<sub>C</sub> mismatch model can be expressed as:

$$\sigma_{R_{C}(\ell,\lambda)}^{2} = \left(\frac{\partial R_{C}}{\partial \ell}\right)^{2} \sigma_{\ell}^{2} + \left(\frac{\partial R_{C}}{\partial \lambda}\right)^{2} \sigma_{\lambda}^{2}$$
$$= \left(\frac{\lambda}{\lambda + \ell} \frac{R_{C}}{\ell}\right)^{2} (\sigma_{\ell})^{2} + \left(\frac{-\lambda}{\lambda + \ell} \frac{R_{C}}{\lambda}\right)^{2} (\sigma_{\lambda})^{2}$$
(23)

This is a simple mathematical model to estimate the fluctuation of  $R_C$  in the saturation region. The  $\sigma_\ell$  is already discussed in Section 3.3 and the ratio  $\sigma_\lambda$ /mean( $\lambda$ ) can be obtained by the experiment. Both of them have a proportional relationship with the inverse square root of area. From these two different mismatch properties, the standard deviation of  $R_C$  can also be obtained, so does the standard deviation divided by the mean:  $\sigma_{RC}$ /mean( $R_C$ ). The mismatch properties of the mean-free-path should have the same properties as mobility in [7]. Fig. 17 shows the relationship between the  $\sigma_\lambda$ /mean( $\lambda$ ) and the inverse square root of area. Fig. 18 displays the standard deviation  $R_C$  versus gate voltage  $V_G$  from equation (23), compared with experiments

for W/L=0.13um/0.1um, and W/L=0.24/0.1um, all at VD=1V to ensure the saturation region. We can observe that the model and the experiments are quite close to each other.

#### Section 3.5 Drain Current Mismatch

Drain current mismatch properties is the last part of this work which directly affects the performance of the circuit. To develop the drain current mismatch model accurately, we considered the extracted series resistance:

$$I_D = W \cdot C_{eff} \cdot \left[ \left( V_G - I_D R_S \right) - \left( V_{tho} - DIBL \cdot \left( V_D - I_D \cdot R_{SD} \right) \right) \right] \cdot V_T \cdot \frac{1 - R_C}{1 + R_C}$$
(24)

This is a whole drain current equation based on backscattering theory. We define that the current mismatch is the standard deviation divided by the mean:  $\sigma_{ID}$ /mean(ID). The standard deviation  $\sigma_{g(x,y,z)}$  with three variables of x, y and z can be expressed as:

$$\sigma_{g(x,y,z)}^{2} = \left(\frac{\partial g}{\partial x}\right)^{2} \sigma_{x}^{2} + \left(\frac{\partial g}{\partial y}\right)^{2} \sigma_{y}^{2} + \left(\frac{\partial g}{\partial z}\right)^{2} \sigma_{z}^{2} + 2\left(\frac{\partial g}{\partial x}\right)\left(\frac{\partial g}{\partial y}\right)C_{OV}(x,y) + 2\left(\frac{\partial g}{\partial x}\right)\left(\frac{\partial g}{\partial z}\right)C_{OV}(x,z) + 2\left(\frac{\partial g}{\partial x}\right)\left(\frac{\partial g}{\partial z}\right)C_{OV}(x,z)$$
(25)

where  $\sigma_x$ ,  $\sigma_y$  and  $\sigma_z$  are the standard deviation of x, y and z, respectively; and  $C_{OV}(x, y)$ ,  $C_{OV}(y, z)$ , and  $C_{OV}(x, z)$  are the correlation coefficients of each variables. In this equation, we assume that these three coefficients are so small, leading to  $C_{OV}(x, y)$ ,  $C_{OV}(y, z)$ , and  $C_{OV}(x, z)$  all being zero. Then the drain current can be expressed as:

$$\left(\frac{\sigma_{ID}}{I_D}\right)^2 = \left(\frac{1}{V_G - V_{tho} + DIBL \times V_D}\right)^2 \sigma_{Vtho}^2$$

$$+ \left[\frac{\left(1 + \alpha + \beta\right)V_D - W \cdot C \cdot R_{SD}\left(V_G - V_{tho} + DIBL \times V_D\right)\left(1 - R_C / 1 + R_C\right)}{(1 + \alpha + \beta)(V_G - V_{tho} + DIBL \times V_D)}\right]^2 \sigma_{DIBL}^2$$

$$+ \left(\frac{1}{1 + \alpha + \beta}\right)^2 \frac{4R_C}{(1 - R_C^2)^2} \left(\frac{\sigma_{R_C}}{R_C}\right)^2$$
(26)

$$\begin{cases} \alpha = W \cdot C \cdot V_{ing} \cdot R_s \cdot \frac{1 - Rc}{1 + Rc} \\ \beta = W \cdot C \cdot V_{ing} \cdot DIBL \cdot R_{sd} \cdot \frac{1 - Rc}{1 + Rc} \end{cases}$$

where  $\sigma_{Vth}$ ,  $\sigma_{DIBL}$  and  $\sigma_{RC}$  can be proportional to the inverse of square root of area. Fig. 19 and Fig. 20 display the relationship between threshold voltage, DIBL and area. The variance of backscattering  $R_C$  is discussed in Section 3.4 already. Thus we have:

$$\sigma_{vth0} = \frac{A_{vtho}}{\sqrt{W \cdot L}}, \sigma_{DIBL} = \frac{A_{DIBL}}{\sqrt{W \cdot L}}, \sigma_{RC} = \frac{A_{RC}}{\sqrt{W \cdot L}}$$
(27)

Substituting equation (27) into the drain current mismatch model, we obtain the compact model:

$$\left(\frac{\sigma_{ID}}{I_D}\right)^2 = \left(\frac{1}{V_G - V_{tho} + DIBI \times V_D}\right)^2 \left(\frac{A_{vtho}}{\sqrt{W \cdot L}}\right)^2 + \left[\frac{(1 + \alpha + \beta)V_D - W \cdot C \cdot R_{SD}(V_G - V_{tho} + DIBI \times V_D)(1 - R_C / 1 + R_C)}{(1 + \alpha + \beta)(V_G - V_{tho} + DIBI \times V_D)}\right]^2 \left(\frac{A_{DIBL}}{\sqrt{W \cdot L}}\right)^2 + \left(\frac{1}{1 + \alpha + \beta}\right)^2 \frac{4}{(1 - R_C^2)^2} \left(\frac{A_{RC}}{\sqrt{W \cdot L}}\right)^2$$

$$(28)$$

Fig. 21 shows the mismatch of current versus gate voltage for W/L=0.13um/0.1um, and 0.24um/0.1um, at  $V_D$ =1V to ensure the saturation region. We can observe that the current mismatch decreases when the gate voltage increases because that the

fluctuation of the threshold voltage, DIBL and backscattering coefficient would have smaller effects at high gate voltages. And we can also observe that the difference between the model and the experiments are small. In this mismatch, the variance of  $R_C$  is the dominant parameter which affects the drain current mismatch compared with threshold voltage and DIBL.



# Chapter 4 Conclusion

We have developed a compact mathematical model for mismatch properties of MOS transistors in this thesis. Unlike the traditional research focused on threshold voltage variance only, we have incorporated additional parameters into discussion: DIBL and backscattering coefficient. We have done many works in detail based on the backscattering theory, covering  $K_BT$  layer's width and mean-free-path. Besides, many data have been measured in order to verify our mismatch model. Step by step, several mismatch models have been successfully developed to express the matching properties of each involved parameters, especially the  $K_BT$  layer's width and the drain current mismatch.



#### **Reference:**

- M. J. Chen, and Li-Fang Lu, "A Parabolic Potential Barrier-Oriented Compact Model for the K<sub>B</sub>T Layer's Width in Nano-MOSFETs," *IEEE Transactions on Electron Devices, vol. 55, no. 5, pp. 1265-1268, May 2008.*
- [2] Da-Wen Lin, Ming-Lung Cheng, Shyh-Wei Wang, Chung-Cheng Wu, and Ming-Jer Chen," A Constant-Mobility Method to Enable MOSFET Series-Resistance Extraction," *IEEE Electron Device Letters, vol. 28, no. 12, pp.* 1132-1134, December 2007.
- [3] M. J. Chen, Huan-Tsung Huang, Yi-Chin Chou, Rong-Ting Chen, Yin-Ta Tseng, Po-Nien Chen, and Carlos H. Diaz, "Seperation of Channel Backscattering Coefficients in Nanoscale MOSFETs," *IEEE Transactions on Electron Devices*, *vol. 51, no. 9, pp. 39-42, September 2004.*
- [4] Raphael Clerc, Pierpaolo Palestri, and Luca Selmi, "On the Physical Understanding of the KT-layer Concept in Quasi-Ballistic Regime of Transport in Nanoscale Devices," *IEEE Transactions On Electron Devices, vol. 53, no. 7,* pp. 1634-1640, July 2006.
- [5] M. S. Lundstrom, "Elementary scattering theory of the si MOSFET," *IEEE Electron Device letters, vol. 18, no. 7, pp. 361-363, Jul. 1997.*
- [6] Marcel J. M. Pelgrom C. J. Duinmaijer, and Anton P. G. Welbers, "Matching Properties of MOS Transistors," *IEEE Journal of Solid-State Circuits, vol. 24, no.* 5, pp 1433-1440, October 1989.

[7] Kadaba R. Lakshmikumar, Robert A. Hadaway, and Miles A. Copeland, "Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design," *IEEE Journal of Solid-State Circuits, vol. sc-21, no. 6, pp.* 1057-1066, December 1986.





Fig.1



Fig.2



Fig.3



Fig.4





Fig.6





Fig.8



Fig.9



Fig.10



Fig.11



**Fig.12** 



Fig.13





Fig.15



Fig.16



**Fig.17** 



**Fig.18** 



Fig.19



